aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/include/asic_reg/uvd (follow)
AgeCommit message (Expand)AuthorFilesLines
2024-08-13drm/amdgpu/uvd4: fix mask and shift definitionsRemington Brasga1-2/+0
2020-09-17drm/amd/amdgpu: add mmUVD_FW_STATUS register to uvd700Tom St Denis2-0/+23
2020-07-01drm amdgpu: SI UVD registersSonny Jiang2-0/+902
2017-12-06drm/amd/include:cleanup vega10 uvd header files.Feifei Xu2-0/+1033
2017-10-06drm/amdgpu: add uvd enc registers in headerJames Zhu1-0/+15
2016-11-11drm/amd/amdgpu: Introduction of SI registers (v2)Tom St Denis2-0/+891
2016-08-24drm/amdgpu: switch UVD code to use UVD_NO_OP for paddingAlex Deucher2-0/+2
2016-08-24drm/amdgpu: add support for UVD_NO_OP registerAlex Deucher1-0/+1
2016-07-29drm/amdgpu: implement UVD VM mode for Stoney v2Christian König1-0/+2
2016-05-04drm/amdgpu: handle more than 10 UVD sessions (v2)Arindam Nath1-0/+1
2015-06-03drm/amdgpu: add UVD 6.0 register headersAlex Deucher3-0/+2230
2015-06-03drm/amdgpu: add UVD 5.0 register headersAlex Deucher3-0/+2371
2015-06-03drm/amdgpu: add UVD 4.2 register headersAlex Deucher2-0/+895
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.