aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/display/icl_dsi.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_DDI_FUNC_CTL2Jani Nikula1-2/+4
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_DDI_FUNC_CTLJani Nikula1-4/+8
2024-06-07drm/i915: pass dev_priv explicitly to TRANSCONFJani Nikula1-5/+7
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFTJani Nikula1-1/+2
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCJani Nikula1-1/+2
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VBLANKJani Nikula1-1/+2
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VTOTALJani Nikula1-1/+1
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HSYNCJani Nikula1-1/+2
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HTOTALJani Nikula1-1/+1
2024-03-15drm/i915/dsi: Use enc_to_intel_dsi()Ville Syrjälä1-2/+1
2024-03-07drm/i915/dsi: Go back to the previous INIT_OTP/DISPLAY_ON order, mostlyVille Syrjälä1-1/+2
2024-01-17Revert "drm/i915/dsi: Do display on sequence later on icl+"Ville Syrjälä1-2/+1
2023-11-29drm/i915: Skip some timing checks on BXT/GLK DSI transcodersVille Syrjälä1-0/+7
2023-11-14drm/i915/display: Store compressed bpp in U6.4 formatAnkit Nautiyal1-5/+5
2023-09-20drm/i915/dsi: let HW maintain CLK_POSTWilliam Tseng1-12/+1
2023-08-07drm/i915/jsl: s/JSL/JASPERLAKE for platform/subplatform definesDnyaneshwar Bhadane1-2/+3
2023-07-06drm/i915: Try to initialize DDI/ICL+ DSI ports for every VBT child deviceVille Syrjälä1-3/+6
2023-06-13drm/i915/dsi: Remove weird has_pch_encoder assertsVille Syrjälä1-2/+0
2023-06-13drm/i915/dsi: Grab the crtc from the customary placeVille Syrjälä1-2/+2
2023-06-13drm/i915/dsi: Move panel reset+power off to be the last thingVille Syrjälä1-6/+8
2023-06-13drm/i915/dsi: Respect power_off_delay on icl+Ville Syrjälä1-0/+2
2023-06-13drm/i915/dsi: Do DSC/scaler disable earlier on icl+Ville Syrjälä1-4/+3
2023-06-13drm/i915/dsi: Move most things from .disable() into .post_disable() on icl+Ville Syrjälä1-9/+10
2023-06-13drm/i915/dsi: Implement encoder->shutdown() for icl+Ville Syrjälä1-0/+1
2023-06-13drm/i915/dsi: Respect power cycle delay on icl+Ville Syrjälä1-0/+6
2023-06-13drm/i915/dsi: Gate DSI clocks earlierVille Syrjälä1-3/+2
2023-06-13drm/i915/dsi: Split icl+ D-PHY vs. DSI timing stepsVille Syrjälä1-26/+42
2023-06-13drm/i915/dsi: Do display on sequence later on icl+Ville Syrjälä1-1/+2
2023-06-13drm/i915/dsi: Do panel power on + reset deassert earlier on icl+Ville Syrjälä1-4/+6
2023-05-05drm/i915/display: Add new member to configure PCON color conversionAnkit Nautiyal1-0/+1
2023-04-28drm/i915/dsi: Use unconditional msleep() instead of intel_dsi_msleep()Hans de Goede1-1/+1
2023-04-03drm/i915/dsc: Fill in native_420 fieldSuraj Kandpal1-2/+0
2023-03-17drm/i915: s/PIPEMISC/PIPE_MISC/Ville Syrjälä1-1/+1
2023-03-06drm/i915/display: split out DSC and DSS registersJani Nikula1-0/+1
2023-03-06drm/i915/dsi: fix DSS CTL register offsets for TGL+Jani Nikula1-3/+15
2023-02-20drm/i915: Sprinkle some FIXMEs about TGL+ DSI transcoder timing messVille Syrjälä1-1/+6
2023-02-17drm/i915: Define transcoder timing register bitmasksVille Syrjälä1-5/+5
2023-02-17drm/i915: s/PIPECONF/TRANSCONF/Ville Syrjälä1-8/+8
2023-02-17drm/i915: Give CPU transcoder timing registers TRANS_ prefixVille Syrjälä1-6/+6
2023-02-08drm/i915: Populate encoder->devdata for DSI on icl+Ville Syrjälä1-1/+2
2023-01-30drm/i915/display/dsi: use intel_de_rmw if possibleAndrzej Hajda1-174/+82
2023-01-26drm/i915/panel: move panel fixed EDID to struct intel_panelJani Nikula1-1/+1
2022-12-09drm/i915: Do panel VBT init early if the VBT declares an explicit panel typeVille Syrjälä1-1/+1
2022-11-11drm/i915: stop including i915_irq.h from i915_trace.hJani Nikula1-0/+1
2022-10-11drm/i915/display: remove drm_device aliasesAndrzej Hajda1-5/+4
2022-09-26drm/i915: Clean up connector->*_allowed setupVille Syrjälä1-2/+0
2022-09-26drm/i915: Extract intel_attach_scaling_mode_property()Ville Syrjälä1-9/+1
2022-09-07drm/i915/vdsc: Set VDSC PIC_HEIGHT before using for DP DSCAnkit Nautiyal1-0/+2
2022-08-29drm/i915: move dpll under display.dpllJani Nikula1-6/+6
2022-08-18drm/i915/dsi: use VBT backlight and CABC port definitions directlyJani Nikula1-4/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.