aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/display/intel_vrr.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-03-25drm/i915/display: Move vrr.guardband/pipeline_full out of !fastset blockAnkit Nautiyal1-0/+2
2025-03-25drm/i915/display: Use fixed rr timings in intel_set_transcoder_timings_lrr()Ankit Nautiyal1-0/+1
2025-03-25drm/i915/display: Use fixed_rr timings in modeset sequenceAnkit Nautiyal1-0/+2
2025-03-24drm/i915/display: Add fixed_rr to crtc_state dumpAnkit Nautiyal1-0/+1
2025-02-12drm/i915/vrr: Check that the push send bit is clear after delayed vblankVille Syrjälä1-0/+2
2025-01-15drm/i915/vrr: Plumb the DSB into intel_vrr_send_push()Ville Syrjälä1-1/+3
2025-01-15drm/i915/vrr: Introduce intel_vrr_vblank_delay()Ville Syrjälä1-0/+1
2025-01-15drm/i915: Introduce intel_vrr_{vmin,vmax}_vtotal()Ville Syrjälä1-0/+2
2024-10-16drm/i915/vrr: Split vrr-compute-config in two phasesAnimesh Manna1-0/+1
2024-10-16drm/i915/vrr: Add helper to check if vrr possibleMitul Golani1-0/+1
2023-09-20drm/i915: Relocate is_in_vrr_range()Ville Syrjälä1-0/+1
2023-04-12drm/i915/vrr: Relocate VRR enable/disableVille Syrjälä1-0/+1
2023-04-12drm/i915/vrr: Eliminate redundant function argumentsVille Syrjälä1-7/+2
2022-05-27drm/i915: Pass intel_connector to intel_vrr_is_capable()Ville Syrjälä1-2/+2
2021-11-18drm/i915: Do vblank evasion correctly if vrr push has already been sentVille Syrjälä1-0/+1
2021-03-29drm/i915: Remove repeated declarationWan Jiabing1-1/+0
2021-01-25drm/i915/display: Helpers for VRR vblank min and max startVille Syrjälä1-0/+2
2021-01-25drm/i915/display: Add HW state readout for VRRManasi Navare1-0/+3
2021-01-25drm/i915/display/vrr: Disable VRR in modeset disable pathManasi Navare1-0/+1
2021-01-25drm/i915/display/vrr: Send VRR push to flip the frameManasi Navare1-0/+1
2021-01-25drm/i915/display/vrr: Configure and enable VRR in modeset enableManasi Navare1-0/+3
2021-01-25drm/i915/display/dp: Compute VRR state in atomic_checkManasi Navare1-0/+8
2021-01-25drm/i915/display/vrr: Create VRR file and add VRR capability checkManasi Navare1-0/+15
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.