aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/gt/intel_workarounds.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-03-13drm/i915: Add Wa_1605460711 / Wa_1408767742 to ICL and EHLMatt Roper1-0/+8
2020-03-13drm/i915: Apply Wa_1406680159:icl,ehl as an engine workaroundMatt Roper1-5/+5
2020-03-13drm/i915: Add Wa_1406306137:icl,ehlMatt Roper1-0/+3
2020-03-13drm/i915: Add Wa_1604278689:icl,ehlMatt Roper1-0/+6
2020-03-13drm/i915: Handle all MCR rangesMatt Roper1-3/+22
2020-03-09drm/i915/tgl: Don't treat unslice registers as maskedMatt Roper1-6/+6
2020-03-06drm/i915/tgl: Make Wa_1606700617 permanentSwathi Dhanavanthri1-5/+5
2020-03-05drm/i915/tgl: WaDisableGPGPUMidThreadPreemptionTvrtko Ursulin1-2/+7
2020-03-03drm/i915/tgl: Move and restrict Wa_1408615072José Roberto de Souza1-0/+4
2020-03-03drm/i915/gen11: Moving WAs to rcs_engine_wa_init()José Roberto de Souza1-0/+15
2020-03-02drm/i915/tgl: Add Wa number to WaAllowPMDepthAndInvocationCountAccessFromUMDJosé Roberto de Souza1-0/+1
2020-03-02drm/i915/tgl: Add note about Wa_1409142259José Roberto de Souza1-1/+9
2020-03-02drm/i915/tgl: Fix the Wa number of a fixJosé Roberto de Souza1-1/+1
2020-03-02drm/i915/tgl: Add note about Wa_1607063988José Roberto de Souza1-1/+4
2020-03-02drm/i915/tgl: Add note to Wa_1607297627José Roberto de Souza1-3/+7
2020-03-02drm/i915/tgl: Extend Wa_1606931601 for all steppingsAnusha Srivatsa1-5/+3
2020-03-02drm/i915/tgl: Add Wa_1409085225, Wa_14010229206Matt Atwood1-0/+6
2020-03-02drm/i915/tgl: Implement Wa_1806527549José Roberto de Souza1-0/+3
2020-03-02drm/i915/tgl: Implement Wa_1409804808José Roberto de Souza1-0/+6
2020-02-27drm/i915/tgl: Add Wa_1608008084Lucas De Marchi1-12/+7
2020-02-18drm/i915/tgl: Add Wa_1808121037 to tgl.Rafael Antognolli1-0/+3
2020-02-13drm/i915: Use engine wa list for Wa_1607090982Mika Kuoppala1-3/+5
2020-02-07drm/i915: Implement Wa_1607090982Mika Kuoppala1-0/+3
2020-02-07drm/i915: Disable tesselation clock gating on tgl A0Mika Kuoppala1-0/+5
2020-02-01drm/i915: Move ringbuffer WAs to engine workaround listDaniele Ceraolo Spurio1-2/+48
2020-02-01drm/i915/gt: Skip rmw for masked registersChris Wilson1-28/+35
2020-01-31drm/i915/selftests: Also wait for the scratch buffer to be boundChris Wilson1-0/+10
2020-01-22drm/i915/gt: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya1-1/+1
2019-12-28drm/i915: prefer 3-letter acronym for broadwellLucas De Marchi1-1/+1
2019-11-29drm/i915/tgl: Implement Wa_1604555607Michel Thierry1-4/+25
2019-11-25drm/i915: Serialise with engine-pm around requests on the kernel_contextChris Wilson1-0/+3
2019-11-21drm/i915/gt: Hold request reference while waiting for w/a verificationChris Wilson1-2/+5
2019-11-13drm/i915/tgl: Wa_1606679103Radhakrishna Sripada1-0/+8
2019-10-24drm/i915/tgl: whitelist PS_(DEPTH|INVOCATION)_COUNTTapani Pälli1-0/+20
2019-10-24drm/i915/gt: Split intel_ring_submissionChris Wilson1-0/+1
2019-10-15drm/i915/tgl: Wa_1607030317, Wa_1607186500, Wa_1607297627Mika Kuoppala1-0/+8
2019-10-15drm/i915/tgl: Wa_1607138336Mika Kuoppala1-0/+5
2019-10-15drm/i915/tgl: Wa_1409170338Mika Kuoppala1-0/+6
2019-10-15drm/i915/tgl: Wa_1409420604Mika Kuoppala1-0/+5
2019-10-15drm/i915/tgl: Keep FF dop clock enabled for A0Mika Kuoppala1-1/+8
2019-10-15drm/i915/icl: Wa_1607087056Mika Kuoppala1-0/+5
2019-09-20Revert "drm/i915/tgl: Implement Wa_1406941453"Chris Wilson1-7/+0
2019-09-19drm/i915/tgl: Implement Wa_1406941453Michel Thierry1-0/+7
2019-09-19drm/i915/tgl: Implement Wa_1409142259Radhakrishna Sripada1-0/+3
2019-09-11drm/i915: Whitelist COMMON_SLICE_CHICKEN2Kenneth Graunke1-0/+3
2019-09-04drm/i915: Restore relaxed padding (OCL_OOB_SUPPRES_ENABLE) for skl+Chris Wilson1-5/+0
2019-08-28drm/i915: Extend non readable mcr rangeMika Kuoppala1-1/+1
2019-08-23drm/i915: Expand subslice maskStuart Summers1-3/+2
2019-08-20drm/i915/tgl: Introduce initial Tiger Lake workaroundsLucas De Marchi1-3/+23
2019-07-19drm/i915/icl: Add Wa_1409178092Tvrtko Ursulin1-0/+6
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.