aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/i915_drv.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-04-20drm/i915/tgl: Add Wa_14010477008:tglMatt Roper1-0/+2
2020-03-13drm/i915: Update DRIVER_DATE to 20200313Rodrigo Vivi1-2/+2
2020-03-06drm/i915/hotplug: Use phy to get the hpd_pin instead of the port (v5)Vivek Kasireddy1-0/+7
2020-03-06drm/i915/gem: Limit struct_mutex to eb_reserveChris Wilson1-6/+0
2020-03-03drm/i915/gvt: only include intel_gvt.h where neededJani Nikula1-2/+0
2020-03-03drm/i915/gvt: make intel_gvt_active internal to intel_gvtJani Nikula1-5/+0
2020-03-03drm/i915/vgpu: improve vgpu abstractionsJani Nikula1-5/+0
2020-03-03drm/i915: move watermark structs more towards usageJani Nikula1-40/+0
2020-03-02drm/i915: Unify the DPLL ref clock frequency trackingImre Deak1-0/+5
2020-03-02drm/i915: Keep the global DPLL state in a DPLL specific structImre Deak1-10/+12
2020-03-02drm/i915: remove unused orig_clock i915 memberJani Nikula1-2/+0
2020-03-02drm/i915: add i915_ioc32.h for compatJani Nikula1-5/+0
2020-03-02drm/i915/dram: hide the dram structs betterJani Nikula1-10/+0
2020-03-02drm/i915/crc: move pipe_crc from drm_i915_private to intel_crtcJani Nikula1-30/+0
2020-02-28drm/i915: Add glk to intel_detect_preproduction_hw()Ville Syrjälä1-0/+2
2020-02-25drm/i915: Update DRIVER_DATE to 20200225Rodrigo Vivi1-2/+2
2020-02-24drm/i915: Update DRIVER_DATE to 20200224Rodrigo Vivi1-1/+1
2020-02-24drm/i915: Update DRIVER_DATE to 20200224Rodrigo Vivi1-2/+2
2020-02-24drm/i915/psr: Force PSR probe only after full initializationJosé Roberto de Souza1-1/+1
2020-02-20drm/i915/guc: Apply new uC status tracking to GuC submission as wellDaniele Ceraolo Spurio1-6/+0
2020-02-20drm/i915/guc: Kill USES_GUC_SUBMISSION macroDaniele Ceraolo Spurio1-3/+0
2020-02-20drm/i915/guc: Kill USES_GUC macroDaniele Ceraolo Spurio1-1/+0
2020-02-19drm/i915: Read rawclk_freq earlierChris Wilson1-1/+0
2020-02-17drm/i915: split out vlv/chv specific suspend/resume codeJani Nikula1-2/+0
2020-02-10drm/i915/dc3co: Add description of how it worksJosé Roberto de Souza1-1/+1
2020-02-05drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy1-1/+1
2020-02-05drm/i915: Remove skl_ddl_allocation structStanislav Lisovskiy1-9/+2
2020-01-31drm/i915/guc: Introduce guc_is_readyMichal Wajdeczko1-1/+1
2020-01-31drm/i915: Convert cdclk to global stateVille Syrjälä1-38/+7
2020-01-31drm/i915: Convert bandwidth state to global stateVille Syrjälä1-1/+1
2020-01-31drm/i915: Introduce better global state handlingVille Syrjälä1-0/+3
2020-01-31drm/i915: Extract intel_cdclk_stateVille Syrjälä1-19/+32
2020-01-31drm/i915: s/cdclk_state/cdclk_config/Ville Syrjälä1-10/+10
2020-01-31drm/i915: Collect more cdclk state under the same roofVille Syrjälä1-4/+5
2020-01-31drm/i915: Nuke skl wm.dirty_pipes bitmaskVille Syrjälä1-1/+0
2020-01-31drm/i915: Move linetime wms into the crtc stateVille Syrjälä1-1/+0
2020-01-23drm/i915: add display engine uncore helpersJani Nikula1-14/+0
2020-01-22drm/i915/gem: Convert vm idr to xarrayChris Wilson1-3/+1
2020-01-14drm/i915: Update DRIVER_DATE to 20200114Jani Nikula1-2/+2
2020-01-10drm/i915: Start chopping up the GPU error captureChris Wilson1-1/+1
2020-01-08drm/i915/display: Force the state compute phase once to enable PSRJosé Roberto de Souza1-0/+1
2020-01-04drm/i915/gem: Extend mmap support for lmemAbdiel Janulgue1-3/+3
2020-01-01drm/i915/gem: Drop local vma->vm_file referenceChris Wilson1-0/+10
2020-01-01drm/i915/gt: Restore coarse power gatingChris Wilson1-2/+4
2019-12-31drm/i915: Introduce remap_io_sg() to prefault discontiguous objectsAbdiel Janulgue1-0/+3
2019-12-24drm/i915: Switch context id allocation directly to xarrayTvrtko Ursulin1-3/+3
2019-12-23drm/i915: Update DRIVER_DATE to 20191223Jani Nikula1-2/+2
2019-12-21drm/i915: Remove i915->kernel_contextChris Wilson1-3/+0
2019-12-12drm/i915/gem: Prepare gen7 cmdparser for async executionChris Wilson1-1/+3
2019-12-11drm/i915: Remove redundant parameters from intel_engine_cmd_parserChris Wilson1-6/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.