aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/intel_pm.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-06-16drm/i915/gt: Move gen4 GT workarounds from init_clock_gating to workaroundsChris Wilson1-15/+0
2020-06-16drm/i915/gt: Move ilk GT workarounds from init_clock_gating to workaroundsChris Wilson1-10/+0
2020-06-16drm/i915/gt: Move snb GT workarounds from init_clock_gating to workaroundsChris Wilson1-33/+0
2020-06-16drm/i915/gt: Move vlv GT workarounds from init_clock_gating to workaroundsChris Wilson1-61/+0
2020-06-16drm/i915/gt: Move ivb GT workarounds from init_clock_gating to workaroundsChris Wilson1-48/+0
2020-06-16drm/i915/gt: Move hsw GT workarounds from init_clock_gating to workaroundsChris Wilson1-37/+2
2020-05-14drm/i915: Enable SAGV support for Gen12Stanislav Lisovskiy1-4/+0
2020-05-14drm/i915: Restrict qgv points which don't have enough bandwidth.Stanislav Lisovskiy1-2/+51
2020-05-14drm/i915: Add TGL+ SAGV supportStanislav Lisovskiy1-17/+91
2020-05-13drm/i915: Make active_pipes check skl specificStanislav Lisovskiy1-5/+9
2020-05-13drm/i915: Extract skl SAGV checkingStanislav Lisovskiy1-2/+8
2020-05-13drm/i915: Introduce skl_plane_wm_level accessor.Stanislav Lisovskiy1-2/+21
2020-05-11drm/i915: Fix glk watermark calculationsVille Syrjälä1-7/+8
2020-05-04drm/i915: Don't enable WaIncreaseLatencyIPCEnabled when IPC is disabledSultan Alsawaf1-1/+1
2020-05-04drm/i915: Remove cnl pre-prod workaroundsVille Syrjälä1-7/+0
2020-05-04drm/i915: Track active_pipes in bw_stateStanislav Lisovskiy1-13/+14
2020-05-04drm/i915: Use bw state for per crtc SAGV evaluationStanislav Lisovskiy1-28/+89
2020-04-28drm/i915/tgl: Wa_14011059788Matt Atwood1-0/+4
2020-04-21drm/i915: drop a bunch of superfluous inlinesJani Nikula1-4/+3
2020-04-17drm/i915: Add pre/post plane updates for SAGVStanislav Lisovskiy1-0/+16
2020-04-17drm/i915: Prepare to extract gen specific functions from intel_can_enable_sagvStanislav Lisovskiy1-25/+36
2020-04-14drm/i915: Start passing latency as parameterStanislav Lisovskiy1-4/+8
2020-03-05drm/i915: Implement display w/a 1140 for glk/cnlVille Syrjälä1-4/+9
2020-03-05drm/i915: Enable transition watermarks for glkVille Syrjälä1-4/+7
2020-03-05drm/i915: Don't check for wm changes until we've compute the wms fullyVille Syrjälä1-4/+12
2020-03-05drm/i915: Don't check uv_wm in skl_plane_wm_equals()Ville Syrjälä1-2/+6
2020-03-03drm/i915/tgl: Move and restrict Wa_1408615072José Roberto de Souza1-4/+0
2020-03-03drm/i915/gen11: Moving WAs to rcs_engine_wa_init()José Roberto de Souza1-15/+0
2020-03-03drm/i915: move watermark structs more towards usageJani Nikula1-0/+24
2020-03-02drm/i915: Use a sentinel to terminate the dbuf slice arraysVille Syrjälä1-21/+13
2020-03-02drm/i915: Add missing commas to dbuf tablesVille Syrjälä1-44/+44
2020-03-02drm/i915: Remove garbage WARNsVille Syrjälä1-11/+0
2020-03-02drm/i915: Handle some leftover s/intel_crtc/crtc/Ville Syrjälä1-12/+11
2020-02-28drm/i915: Drop WaDDIIOTimeout:glkVille Syrjälä1-10/+0
2020-02-23drm/i915: Distribute switch variables for initializationKees Cook1-2/+2
2020-02-23drm/i915: make dbuf configurations constJani Nikula1-2/+2
2020-02-05drm/i915: Correctly map DBUF slices to pipesStanislav Lisovskiy1-19/+366
2020-02-05drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy1-39/+14
2020-02-05drm/i915: Introduce parameterized DBUF_CTLStanislav Lisovskiy1-1/+1
2020-02-05drm/i915: Remove skl_ddl_allocation structStanislav Lisovskiy1-24/+21
2020-01-31drm/i915: Nuke skl wm.dirty_pipes bitmaskVille Syrjälä1-34/+1
2020-01-31drm/i915: Move linetime wms into the crtc stateVille Syrjälä1-116/+1
2020-01-31drm/i915: Polish WM_LINETIME register stuffVille Syrjälä1-30/+37
2020-01-27drm/i915/pm: use intel de functions for forcewake register accessJani Nikula1-3/+4
2020-01-22drm/i915: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya1-11/+13
2020-01-16drm/i915: add Wa_14010594013: icl,ehlMatt Atwood1-0/+4
2020-01-15drm/i915/tgl: Add Wa_1409825376 to tglRadhakrishna Sripada1-0/+5
2020-01-10drm/i915/pm: use new struct drm_device logging macros.Wambui Karuga1-157/+194
2020-01-09Merge drm/drm-next into drm-intel-next-queuedJani Nikula1-1/+1
2019-12-31drm/i915: Add Wa_1407352427:icl,ehlMatt Roper1-0/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.