aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-04-08drm/i915: Move the hw semaphore initialisation from GEM to the engineChris Wilson1-0/+11
2016-04-08drm/i915: Remove unneeded drm_device pointer from intel_ring_init_seqno()Chris Wilson1-4/+3
2016-03-31drm/i915: Refer to GGTT {,VM} consistentlyJoonas Lahtinen1-1/+2
2016-03-24drm/i915: introduce for_each_engine_id()Dave Gordon1-9/+12
2016-03-22drm/i915/tdr: Initialize hangcheck struct for each engineTomas Elf1-1/+6
2016-03-18drm/i915: Rename dev_priv->gtt to dev_priv->ggttJoonas Lahtinen1-1/+1
2016-03-18drm/i915/gen9: add WaClearFlowControlGpgpuContextSaveTim Gore1-0/+2
2016-03-18drm/i915: Use shorter route to dev_private where possibleTvrtko Ursulin1-1/+1
2016-03-16drm/i915: More renaming of rings to enginesTvrtko Ursulin1-8/+8
2016-03-16drm/i915: More intel_engine_cs renamingTvrtko Ursulin1-6/+6
2016-03-16drm/i915: Rename intel_engine_cs struct membersTvrtko Ursulin1-37/+37
2016-03-16drm/i915: Rename intel_engine_cs function parametersTvrtko Ursulin1-306/+312
2016-03-16drm/i915: Rename local struct intel_engine_cs variablesTvrtko Ursulin1-388/+397
2016-02-15drm/i915: Don't ERROR for an expected intel_rcs_ctx_init() interruptionChris Wilson1-2/+2
2016-02-11drm/i915: check that rpm ref is held when accessing ringbuf in stolen memDaniele Ceraolo Spurio1-0/+3
2016-01-25drm/i915/gen9: Add WaOCLCoherentLineFlushArun Siluvery1-0/+4
2016-01-25drm/i915/skl: Enable Per context Preemption granularity controlArun Siluvery1-0/+10
2016-01-25drm/i915/skl: Add GEN8_L3SQCREG4 to HW whitelistArun Siluvery1-0/+5
2016-01-25drm/i915/bxt: Add GEN8_L3SQCREG4 to HW whitelistArun Siluvery1-0/+5
2016-01-25drm/i915/bxt: Add GEN9_CS_DEBUG_MODE1 to HW whitelistArun Siluvery1-0/+9
2016-01-25drm/i915/gen9: Add HDC_CHICKEN1 to HW whitelistArun Siluvery1-0/+5
2016-01-25drm/i915/gen9: Add GEN8_CS_CHICKEN1 to HW whitelistArun Siluvery1-0/+6
2016-01-25drm/i915/gen9: Add framework to whitelist specific GPU registersArun Siluvery1-0/+17
2016-01-21drm/i915: Seal busy-ioctl uABI and prevent leaking of internal idsChris Wilson1-0/+5
2016-01-18drm/i915: Cache ringbuffer GTT VMATvrtko Ursulin1-0/+3
2016-01-15drm/i915: Make sure DC writes are coherent on flush.Francisco Jerez1-0/+2
2016-01-12drm/i915: Use MI_BATCH_BUFFER_START on 830/845Ville Syrjälä1-4/+2
2016-01-12drm/i915: Cleanup phys status page tooVille Syrjälä1-4/+20
2015-12-18drm/i915/skl: Default to noncoherent access up to F0Mika Kuoppala1-5/+5
2015-12-10drm/i915: intel_ring_initialized() must be simple and inlineDave Gordon1-26/+13
2015-12-07i915: Replace "hweight8(dev_priv->info.subslice_7eu[i]) != 1" with "!is_power_of_2(dev_priv->info.subslice_7eu[i])"Zeng Zhaoxiu1-1/+2
2015-11-23Merge tag 'v4.4-rc2' into drm-intel-next-queuedDaniel Vetter1-0/+2
2015-11-18drm/i915: Type safe register read/writeVille Syrjälä1-5/+8
2015-11-18drm/i915: Add functions to emit register offsets to the ringVille Syrjälä1-2/+2
2015-11-10Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds1-102/+160
2015-10-29drm/i915: make A0 wa's applied to A1Tim Gore1-2/+2
2015-10-28drm/i915: Recover all available ringbuffer space following resetChris Wilson1-3/+10
2015-10-21drm/i915: add helpers for platform specific revision id range checksJani Nikula1-32/+24
2015-10-21drm/i915/bxt: add revision id for A1 stepping and use itJani Nikula1-3/+3
2015-10-19drm/i915: Map the ringbuffer using WB on LLC machinesChris Wilson1-14/+56
2015-10-13drm/i915: Move skl/bxt gt specific workarounds to ring initMika Kuoppala1-1/+43
2015-10-13drm/i915: Flush pipecontrol post-sync writesChris Wilson1-0/+2
2015-10-07drm/i915: Hook up ring workaround writes at context creation time on Gen6-7.Francisco Jerez1-1/+1
2015-10-07drm/i915: Don't warn if the workaround list is empty.Francisco Jerez1-1/+1
2015-10-07drm/i915: Resurrect golden context on gen6/7Daniel Vetter1-0/+1
2015-09-30drm/i915/gen8: Move WaHdcDisableFetchWhenMasked to common init fnArun Siluvery1-6/+2
2015-09-30drm/i915/gen8: Move WaForceEnableNonCoherent to common init fnArun Siluvery1-12/+8
2015-09-30drm/i915/gen8: Move GEN7_GT_MODE WA to common init fnArun Siluvery1-24/+12
2015-09-30drm/i915/gen8: Move Wa4x4STCOptimizationDisable to common init fnArun Siluvery1-8/+3
2015-09-30drm/i915/gen8: Move HiZ RAW stall optimization disable WA to common init fnArun Siluvery1-15/+10
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.