aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/tegra
AgeCommit message (Expand)AuthorFilesLines
2015-01-27drm/tegra: dsi: Adjust D-PHY timingDavid Ung1-6/+19
2015-01-27drm/tegra: dsi: Reset across ->exit()/->init()Thierry Reding1-13/+14
2015-01-27drm/tegra: dsi: Soft-reset controller on ->disableThierry Reding1-0/+25
2015-01-27drm/tegra: dsi: Registers are 32-bitThierry Reding1-7/+7
2015-01-27drm/tegra: hdmi: Registers are 32-bitThierry Reding1-18/+18
2015-01-27drm/tegra: dc: Return planar flag for non-YUV modesThierry Reding1-0/+3
2015-01-27drm/tegra: dc: Describe register copiesThierry Reding1-0/+12
2015-01-27drm/tegra: dc: Initialize border colorThierry Reding1-0/+8
2015-01-27drm/tegra: Check for NULL pointer instead of IS_ERR()Dan Carpenter1-2/+2
2015-01-27drm/tegra: plane: Use proper possible_crtcs maskThierry Reding1-1/+14
2015-01-27drm/tegra: Remove redundant zeroing out of memoryThierry Reding2-18/+0
2015-01-27drm/tegra: gem: Use iommu_map_sg()Thierry Reding1-32/+2
2015-01-27gpu: host1x: Provide a proper struct bus_typeThierry Reding1-1/+3
2015-01-09Merge tag 'topic/core-stuff-2014-12-19' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie1-5/+0
2014-12-17drm/tegra: dc: Select root window for event dispatchSean Paul1-2/+22
2014-12-17drm/tegra: gem: Use the proper size for GEM objectsThierry Reding1-7/+7
2014-12-17drm/tegra: gem: Flush buffer objects upon allocationThierry Reding1-4/+32
2014-12-17drm/tegra: dc: Fix a potential race on page-flip completionThierry Reding1-3/+7
2014-12-17drm/tegra: dc: Consistently use the same pipeThierry Reding2-13/+17
2014-12-10drm/tegra: Remove dummy ->load_lut() implementationThierry Reding1-5/+0
2014-12-02Merge tag 'v3.18-rc7' into drm-nextDave Airlie1-4/+4
2014-11-15Merge tag 'drm/tegra/for-3.19-rc1' of git://people.freedesktop.org/~tagr/linux into drm-nextDave Airlie10-412/+1534
2014-11-13drm/tegra: gem: Check before freeing CMA memoryThierry Reding1-1/+1
2014-11-13drm/tegra: fb: Add error codes to error messagesThierry Reding1-4/+7
2014-11-13drm/tegra: fb: Properly release GEM objects on failureThierry Reding1-1/+2
2014-11-13drm/tegra: Detach panel when a connector is removedThierry Reding1-0/+3
2014-11-13drm/tegra: Plug memory leakThierry Reding1-0/+2
2014-11-13drm/tegra: gem: Use more consistent data typesThierry Reding2-8/+8
2014-11-13drm/tegra: fb: Do not destroy framebufferThierry Reding1-1/+1
2014-11-13drm/tegra: gem: dumb: pitch and size are outputsThierry Reding1-7/+3
2014-11-13drm/tegra: Enable the hotplug interrupt only when necessaryThierry Reding1-1/+23
2014-11-13drm/tegra: dc: Universal plane supportThierry Reding1-157/+330
2014-11-13drm/tegra: dc: Registers are 32 bits wideThierry Reding2-7/+6
2014-11-13drm/tegra: dc: Factor out DC, window and cursor commitThierry Reding1-24/+28
2014-11-13drm/tegra: Add IOMMU supportThierry Reding6-34/+309
2014-11-13drm/tegra: Fix error handling cleanupThierry Reding3-7/+34
2014-11-13drm/tegra: gem: Use dma_mmap_writecombine()Thierry Reding1-4/+12
2014-11-13drm/tegra: gem: Remove redundant drm_gem_free_mmap_offset()Thierry Reding1-2/+0
2014-11-13drm/tegra: gem: Cleanup tegra_bo_create_with_handle()Thierry Reding1-8/+6
2014-11-13drm/tegra: gem: Extract tegra_bo_alloc_object()Thierry Reding1-39/+38
2014-11-13drm/tegra: dsi: Set up PHY_TIMING & BTA_TIMING registers earlierSean Paul1-4/+7
2014-11-13drm/tegra: dsi: Replace 1000000 by USEC_PER_SECThierry Reding1-1/+1
2014-11-13drm/tegra: dsi: Replace 1000000000UL by NSEC_PER_SECThierry Reding1-1/+1
2014-11-13drm/tegra: dsi: Implement host transfersThierry Reding2-1/+279
2014-11-13drm/tegra: dsi: Add ganged mode supportThierry Reding2-27/+191
2014-11-13drm/tegra: dsi: Split out tegra_dsi_set_timeout()Thierry Reding1-15/+23
2014-11-13drm/tegra: dsi: Add command mode supportThierry Reding1-19/+63
2014-11-13drm/tegra: dsi: Refactor in preparation for command modeThierry Reding1-19/+81
2014-11-13drm/tegra: dsi: Properly cleanup on probe failureThierry Reding1-15/+37
2014-11-13drm/tegra: dsi: Mark connector hotpluggableThierry Reding1-2/+4
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.