aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/xe/regs
AgeCommit message (Expand)AuthorFilesLines
2026-07-24drm/xe/eustall: Add WA 14027054324 support for graphics IP 35.11Harish Chegondi1-0/+2
2026-07-06drm/xe/pcode: Add support to get pcode version from PMTKarthik Poosa1-0/+2
2026-06-16drm/xe: Add compact-PT and addr mask handling for page reclaimBrian Nguyen1-1/+5
2026-05-15drm/xe: Define and use MCR version of COMMON_SLICE_CHICKEN4Gustavo Sousa1-0/+1
2026-05-15drm/xe: Define and use MCR version of COMMON_SLICE_CHICKEN1Gustavo Sousa1-0/+1
2026-05-15drm/xe: Define CACHE_MODE_1 as MCR registerGustavo Sousa1-1/+1
2026-05-12drm/xe/oa: MERTOA Wa_14026779378Ashutosh Dixit1-0/+3
2026-05-08drm/xe/multi_queue: Capture queue run times for active queuesUmesh Nerlige Ramappa1-0/+4
2026-05-08drm/xe/multi_queue: Add helpers to access CS QUEUE TIMESTAMP from lrcUmesh Nerlige Ramappa1-0/+3
2026-04-30drm/xe/sysctrl: Add system controller interrupt handlerRaag Jadav1-0/+1
2026-04-27drm/xe: Drop unnecessary STOP_RING clearingMatt Roper1-1/+0
2026-04-27drm/xe: Fix name and definition of GFX_MODE registerMatt Roper1-2/+2
2026-04-17drm/xe/hwmon: Enable energy attributes for CRIKarthik Poosa1-0/+3
2026-04-16drm/xe/xe3p_lpg: Add Wa_18044193044Varun Gupta1-0/+1
2026-04-15drm/xe/xe3p: add gt tuning TileY 2x2 walk patternClint Taylor1-0/+3
2026-04-13drm/xe: Mark ROW_CHICKEN5 as a masked registerMatt Roper1-1/+1
2026-03-31drm/xe: Apply WA_14026999295 to engineMallesh Koujalagi1-0/+1
2026-03-30drm/xe/xe_sysctrl: Add System Controller mailbox register definitionsAnoop Vijay1-0/+36
2026-03-23drm/xe: Implement recent spec updates to Wa_16025250150Matt Roper1-0/+1
2026-03-23drm/xe: Add PR_CTR_CTRL/THRSH register definitionsMichal Wajdeczko1-0/+8
2026-03-17Merge tag 'drm-intel-next-2026-03-16' of https://gitlab.freedesktop.org/drm/i915/kernel into drm-nextDave Airlie1-2/+3
2026-03-10drm/xe: Translate C-state "reset value" into RC6Gustavo Sousa1-0/+1
2026-03-10drm/xe/xe3p: Drop Wa_16028780921Gustavo Sousa1-3/+0
2026-03-10drm/xe/nvlp: Implement Wa_14026539277Gustavo Sousa1-0/+4
2026-03-10drm/xe: Allow per queue programming of COMMON_SLICE_CHICKEN3 bit13Lionel Landwerlin1-0/+1
2026-03-10drm/xe: Add Wa_14026578760Varun Gupta1-0/+3
2026-03-05drm/xe/xe_hw_error: Add support for PVC SoC errorsRiana Tauro1-0/+25
2026-03-05drm/xe/xe_hw_error: Add support for Core-Compute errorsRiana Tauro1-9/+52
2026-03-04drm/intel: add pick.h for the various "picker" helpersJani Nikula1-2/+3
2026-02-27drm/xe/tuning: Apply windower hardware filtering setting on Xe3 and Xe3pMatt Roper1-0/+1
2026-02-19drm/xe/xe3p_lpg: Add Wa_14026781792Nitin Gote1-0/+1
2026-02-19drm/xe/wa: Steer RMW of MCR registers while building default LRCMatt Roper1-0/+6
2026-02-10drm/xe/xe3p_lpg: Set STLB bank hash mode to 4KBAradhya Bhatia1-0/+2
2026-02-10drm/xe/xe3p_lpg: Extend 'group ID' mask sizeMatt Roper1-1/+1
2026-02-10drm/xe/xe3p_lpg: Add initial workarounds for graphics version 35.10Shekhar Chauhan1-0/+16
2026-02-09drm/xe/guc: Add Wa_14025883347 for GuC DMA failure on resetSk Anirban1-0/+8
2026-02-06drm/xe/xe3p_xpc: XeCore mask spans four registersMatt Roper1-0/+2
2026-02-05drm/xe: Add GSC to powergate_infoVinay Belgaumkar1-0/+1
2026-01-14drm/xe/mert: Improve handling of MERT CAT errorsMichal Wajdeczko1-4/+6
2026-01-12drm/xe/hwmon: Expose individual VRAM channel temperatureKarthik Poosa1-0/+3
2026-01-09drm/xe: Allow compressible surfaces to be 1-way coherentXin Wang1-0/+6
2025-12-23drm/xe/soc_remapper: Add system controller config for SoC remapperUmesh Nerlige Ramappa1-0/+1
2025-12-23drm/xe/soc_remapper: Use SoC remapper helper from VSEC codeUmesh Nerlige Ramappa2-3/+13
2025-12-16drm/xe/oa/uapi: Expose MERT OA unitAshutosh Dixit1-0/+9
2025-12-12drm/xe: Track pre-production workaround supportMatt Roper1-0/+3
2025-12-12drm/xe: Create page reclaim list on unbindBrian Nguyen1-0/+1
2025-12-04drm/xe/rtp: Whitelist OAM MMIO trigger registersAshutosh Dixit1-0/+8
2025-12-01drm/xe/xe3_lpg: Apply Wa_16028005424Balasubramani Vivekanandan1-0/+3
2025-11-25drm/xe/pf: Handle MERT catastrophic errorsLukasz Laguna1-0/+5
2025-11-25drm/xe/pf: Add TLB invalidation support for MERTLukasz Laguna2-0/+4
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.