aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2025-11-19drm/panel: sofef00: Mark the LPM mode always-onDavid Heidelberg1-2/+5
2025-11-19drm/panel: sofef00: Simplify get_modesDavid Heidelberg1-14/+7
2025-11-19drm/panel: sofef00: Introduce compatible which includes the panel nameDavid Heidelberg1-3/+4
2025-11-19drm/panel: sofef00: Initialise at 50% brightnessCasey Connolly1-1/+1
2025-11-19drm/panel: sofef00: Add prepare_prev_first flag to drm_panelCasey Connolly1-0/+2
2025-11-19drm/panel: sofef00: Introduce page macroDavid Heidelberg1-5/+10
2025-11-19drm/panel: sofef00: Split sending commands to the enable/disable functionsDavid Heidelberg1-1/+19
2025-11-19drm/panel: sofef00: Handle all regulatorsDavid Heidelberg1-11/+17
2025-11-19drm/panel: sofef00: Clean up panel description after s6e3fc2x01 removalDavid Heidelberg2-5/+6
2025-11-19drm/panel: ilitek-ili9881d: Add support for Wanchanglong W552946AAA panelChaoyi Chen1-0/+225
2025-11-19drm/panel: ronbo-rb070d30: fix warning with gpio controllers that sleepJosua Mayer1-4/+4
2025-11-19drm/panel: jadard-jd9365da-h3: Use dev_err_probe() instead of DRM_DEV_ERROR() during probingAbhishek Rajput1-12/+9
2025-11-19drm/panel: simple: Add Raystar RFF500F-AWH-DNN panel entryFabio Estevam1-0/+27
2025-11-19gpu/drm: panel: simple-panel: add Samsung LTL106AL01 LVDS panel supportSvyatoslav Ryhel1-0/+34
2025-11-19gpu/drm: panel: add support for LG LD070WX3-SL01 MIPI DSI panelSvyatoslav Ryhel4-31/+198
2025-11-19drm/xe/vm: Use for_each_tlb_inval() to calculate invalidation fencesMatt Roper1-8/+7
2025-11-19Merge drm/drm-fixes into drm-misc-fixesThomas Zimmermann47-111/+274
2025-11-19drm/i915/cx0: Enable dpll framework for MTL+Mika Kahola5-86/+6
2025-11-19drm/i915/cx0: Add MTL+ Thunderbolt PLL hooksImre Deak3-2/+59
2025-11-19drm/i915/cx0: Get encoder configuration for C10 and C20 PHY PLLsMika Kahola1-6/+75
2025-11-19drm/i915/cx0: Add MTL+ .enable_clock/.disable clock hooks on DDIMika Kahola5-16/+64
2025-11-19drm/i915/cx0: PLL verify debug state printImre Deak1-5/+12
2025-11-19drm/i915/cx0: Add MTL+ .crtc_get_dpll hookMika Kahola1-0/+1
2025-11-19drm/i915/cx0: Add MTL+ .get_freq hookMika Kahola1-0/+13
2025-11-19drm/i915/cx0: Add MTL+ .get_hw_state hookMika Kahola3-3/+37
2025-11-19drm/i915/cx0: Add .compare_hw_state hookMika Kahola1-0/+10
2025-11-19drm/i915/cx0: Add MTL+ .dump_hw_state hookMika Kahola4-40/+45
2025-11-19drm/i915/cx0: Add MTL+ .update_dpll_ref_clks hookMika Kahola1-0/+1
2025-11-19drm/i915/cx0: Add MTL+ .update_active_dpll hookMika Kahola2-2/+3
2025-11-19drm/i915/cx0: Add MTL+ .put_dplls hookMika Kahola1-0/+1
2025-11-19drm/i915/cx0: Add MTL+ .get_dplls hookMika Kahola2-0/+58
2025-11-19drm/i915/cx0: Compute plls for MTL+ platformMika Kahola1-0/+69
2025-11-19drm/xe: Switch to use %ptSpAndy Shevchenko1-2/+2
2025-11-19drm/vblank: Switch to use %ptSpAndy Shevchenko1-4/+2
2025-11-19drm/i915/cx0: Update C10/C20 state calculationMika Kahola3-35/+40
2025-11-19drm/i915/cx0: Add PLL information for MTL+Mika Kahola1-0/+19
2025-11-19drm/i915/cx0: Remove state verificationMika Kahola3-117/+0
2025-11-19drm/i915/cx0: Print additional Cx0 PLL HW stateImre Deak1-3/+15
2025-11-19drm/i915/cx0: Zero Cx0 PLL state before compute and HW readoutImre Deak1-1/+3
2025-11-19drm/i915/cx0: Determine Cx0 PLL port clock from PLL stateImre Deak1-12/+5
2025-11-19drm/i915/cx0: Determine Cx0 PLL DP mode from PLL stateImre Deak1-7/+36
2025-11-19drm/i915/cx0: Read out the Cx0 PHY SSC enabled stateImre Deak1-0/+25
2025-11-19drm/i915/cx0: Sanitize C10 PHY PLL SSC register setupImre Deak1-2/+8
2025-11-19drm/i915/cx0: Track the Cx0 PHY enabled lane count in the PLL stateImre Deak2-7/+49
2025-11-19drm/i915/cx0: Add macro to get DDI port width from a register valueImre Deak1-1/+6
2025-11-19drm/i915/cx0: Move definition of Cx0 PHY functions earlierImre Deak1-105/+98
2025-11-19drm/i915/cx0: Track the C20 PHY VDR state in the PLL stateImre Deak2-32/+92
2025-11-19drm/i915/cx0: Sanitize calculating C20 PLL state from tablesImre Deak1-21/+47
2025-11-19drm/i915/cx0: Sanitize setting the Cx0 PLL use_c10 flagImre Deak1-9/+14
2025-11-19drm/i915/cx0: Factor out C10 msgbus access start/end helpersImre Deak1-27/+35
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.