aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2025-10-25gpu: nova-core: bitfield: remove BitOr implementationAlexandre Courbot1-9/+1
2025-10-25gpu: nova-core: bitfield: simplify expressionAlexandre Courbot1-1/+1
2025-10-25gpu: nova-core: bitfield: simplify conditionAlexandre Courbot1-1/+1
2025-10-25gpu: nova-core: replace wait_on with kernel equivalentsAlexandre Courbot5-91/+51
2025-10-25gpu: nova-core: remove unnecessary need_riscv, bar parametersJohn Hubbard2-23/+2
2025-10-25gpu: nova-core: remove an unnecessary register read: HWCFG1John Hubbard1-5/+0
2025-10-25gpu: nova-core: Ada: basic GPU identificationJohn Hubbard2-1/+2
2025-10-25gpu: nova-core: regs: rename .alter() --> .update()John Hubbard2-18/+18
2025-10-24drm/xe/configfs: Drop MAX_GT_TYPE_CHARS constantMatt Roper1-2/+1
2025-10-25drm/i915/vrr: Check HAS_VRR() first in intel_vrr_is_capable()Ville Syrjälä1-2/+4
2025-10-25drm/i915/vrr: Update the intel_vrr_extra_vblank_delay() commentVille Syrjälä1-4/+2
2025-10-25drm/i915/vrr: Nuke intel_vrr_vmin_flipline()Ville Syrjälä1-7/+2
2025-10-25drm/i915/vrr: Nuke intel_vrr_vblank_exit_length()Ville Syrjälä1-6/+2
2025-10-25drm/i915/vrr: s/crtc_state/old_crtc_state/ in intel_vrr_transcoder_disable()Ville Syrjälä1-4/+4
2025-10-25drm/i915/vrr: Move HAS_VRR() check into intel_vrr_set_transcoder_timings()Ville Syrjälä2-2/+4
2025-10-25drm/i915/vrr: Remove redundant HAS_VRR() checksVille Syrjälä1-6/+0
2025-10-25drm/i915/vrr: Always write TRANS_VRR_CTL in intel_vrr_set_transcoder_timings() on !always_use_vrr_tg()Ville Syrjälä1-9/+3
2025-10-25drm/i915/vrr: Disable VRR TG in intel_vrr_transcoder_disable() only on always use_vrr_tg() platformsVille Syrjälä1-1/+2
2025-10-25drm/i915/vrr: Extract intel_vrr_tg_enable()Ville Syrjälä1-19/+25
2025-10-25drm/i915/vrr: Extract intel_vrr_tg_disable()Ville Syrjälä1-23/+19
2025-10-25drm/i915/vrr: Use trans_vrr_ctl() in intel_vrr_transcoder_disable()Ville Syrjälä1-1/+2
2025-10-25drm/i915/vrr: Move EMP_AS_SDP_TL write into intel_vrr_set_transcoder_timings()Ville Syrjälä1-23/+12
2025-10-25drm/i915/vrr: Avoid redundant TRANS_PUSH write in intel_vrr_enable()Ville Syrjälä1-3/+3
2025-10-25drm/i915/vrr: Extract intel_vrr_set_vrr_timings()Ville Syrjälä1-4/+12
2025-10-25drm/i915/vrr: Move compute_fixed_rr_timings()Ville Syrjälä1-9/+9
2025-10-25drm/i195/vrr: Move crtc_state->vrr.{vmin,vmax} update into intel_vrr_compute_vrr_timings()Ville Syrjälä1-7/+7
2025-10-25drm/i915/vrr: Reorganize intel_vrr_compute_cmrr_timings() a bitVille Syrjälä1-1/+2
2025-10-25drm/i915/vrr: Compute fixed refresh rate timings the same way as CMRR timingsVille Syrjälä1-5/+3
2025-10-24drm/i915: Remove the "vblank delay" state dumpVille Syrjälä1-3/+1
2025-10-24drm/i915/lrr: Include SCL in lrr_params_changed()Ville Syrjälä1-5/+8
2025-10-24drm/i915/vrr: Fix intel_vrr_always_use_vrr_tg()==true on TGLVille Syrjälä1-0/+6
2025-10-24drm/gud: rearrange gud_probe() to prepare for function splittingRuben Wauters1-21/+24
2025-10-24Merge drm/drm-next into drm-misc-nextThomas Zimmermann184-2291/+4975
2025-10-24Merge tag 'drm-xe-fixes-2025-10-23' of https://gitlab.freedesktop.org/drm/xe/kernel into drm-fixesSimona Vetter5-69/+49
2025-10-24Merge tag 'drm-intel-fixes-2025-10-23' of https://gitlab.freedesktop.org/drm/i915/kernel into drm-fixesSimona Vetter1-12/+13
2025-10-24Merge tag 'drm-misc-fixes-2025-10-23' of https://gitlab.freedesktop.org/drm/misc/kernel into drm-fixesSimona Vetter3-10/+62
2025-10-24Merge tag 'drm-misc-next-2025-10-21' of https://gitlab.freedesktop.org/drm/misc/kernel into drm-nextSimona Vetter100-778/+1549
2025-10-24drm/{i915,xe}/fbdev: add intel_fbdev_fb_pitch_align()Jani Nikula4-1/+20
2025-10-24drm/client: Do not free client memory by defaultThomas Zimmermann1-4/+5
2025-10-24drm/log: Add free callbackThomas Zimmermann1-3/+11
2025-10-24drm/log: Do not hold lock across drm_client_release()Thomas Zimmermann1-1/+1
2025-10-24drm/client: Add client free callback to unprepare fb_helperThomas Zimmermann13-27/+19
2025-10-23drm/xe: Check return value of GGTT workqueue allocationMatthew Brost1-0/+3
2025-10-23drm/xe/xe3p_xpc: Add MCR steering for NODE and L3BANK rangesMatt Roper4-2/+34
2025-10-23drm/xe/xe3p_xpc: Treat all PSMI MCR ranges as "INSTANCE0"Matt Roper2-22/+1
2025-10-23drm/xe: Use SVM range helpers in PT layerMatthew Brost1-14/+14
2025-10-23drm/xe/cri: Setup MOCS tableMatt Roper1-0/+26
2025-10-23drm/xe/cri: Add CRI platform definitionBalasubramani Vivekanandan2-0/+16
2025-10-23drm/xe/migrate: skip bounce buffer path on xe2Matthew Auld1-11/+32
2025-10-23drm/xe/migrate: support MEM_COPY instructionMatthew Auld5-3/+72
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.