index
:
wireguard-linux
backport-5.4.y
davem/net
davem/net-next
devel
gregkh/stable-5.4.y
jd/bump-compilers
jd/deferred-aip-removal
jd/new-archs
jd/orphan-parallel
jd/rcu-barrier
jd/shorter-socket-lock
jd/unified-crypt-queue
jd/xdp-l3
stable
update-toolchain
WireGuard for the Linux kernel
Jason A. Donenfeld
about
summary
refs
log
tree
commit
diff
stats
homepage
log msg
author
committer
range
path:
root
/
drivers
/
iommu
/
intel-pasid.c
(
follow
)
Age
Commit message (
Expand
)
Author
Files
Lines
2020-01-07
iommu/vt-d: Add PASID_FLAG_FL5LP for first-level pasid setup
Lu Baolu
1
-5
/
+2
2020-01-07
iommu/vt-d: Replace Intel specific PASID allocator with IOASID
Jacob Pan
1
-36
/
+0
2020-01-07
iommu/vt-d: Avoid duplicated code for PASID setup
Jacob Pan
1
-30
/
+18
2020-01-07
iommu/vt-d: Match CPU and IOMMU paging mode
Jacob Pan
1
-2
/
+10
2019-07-04
Merge branches 'x86/vt-d', 'x86/amd', 'arm/smmu', 'arm/omap', 'generic-dma-ops' and 'core' into next
Joerg Roedel
1
-1
/
+1
2019-05-27
iommu/vt-d: Set the right field for Page Walk Snoop
Lu Baolu
1
-1
/
+1
2019-05-27
iommu/vt-d: Introduce macros useful for dumping DMAR table
Sai Praneeth Prakhya
1
-17
/
+0
2019-05-03
iommu/vt-d: Fix leak in intel_pasid_alloc_table on error path
Eric Auger
1
-1
/
+3
2019-03-01
iommu/vt-d: Get domain ID before clear pasid entry
Lu Baolu
1
-1
/
+1
2018-12-11
iommu/vt-d: Shared virtual address in scalable mode
Lu Baolu
1
-1
/
+1
2018-12-11
iommu/vt-d: Add first level page table interface
Lu Baolu
1
-0
/
+80
2018-12-11
iommu/vt-d: Add second level page table interface
Lu Baolu
1
-0
/
+280
2018-12-11
iommu/vt-d: Manage scalalble mode PASID tables
Lu Baolu
1
-15
/
+72
2018-07-20
iommu/vt-d: Per PCI device pasid table interfaces
Lu Baolu
1
-0
/
+179
2018-07-20
iommu/vt-d: Global PASID name space
Lu Baolu
1
-0
/
+60