aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/net/ethernet/xilinx/xilinx_axienet.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-02-10net: xilinx: axienet: Enable adaptive IRQ coalescing with DIMSean Anderson1-2/+8
2025-02-10net: xilinx: axienet: Get coalesce parameters from driver stateSean Anderson1-8/+0
2025-02-10net: xilinx: axienet: Support adjusting coalesce settings while runningSean Anderson1-0/+8
2025-02-10net: xilinx: axienet: Combine CR calculationSean Anderson1-3/+0
2025-01-18net: xilinx: axienet: Add some symbolic constants for IRQ delay timerSean Anderson1-0/+3
2024-09-10net: xilinx: axienet: Remove unused checksum variablesSean Anderson1-5/+0
2024-09-05Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski1-0/+3
2024-09-04net: xilinx: axienet: Fix race in axienet_stopSean Anderson1-0/+3
2024-08-26net: xilinx: axienet: Support IFF_ALLMULTISean Anderson1-0/+2
2024-08-22Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski1-0/+1
2024-08-22net: xilinx: axienet: Fix dangling multicast addressesSean Anderson1-0/+1
2024-08-21net: xilinx: axienet: Add statistics supportSean Anderson1-0/+85
2024-08-15Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski1-8/+8
2024-08-12net: axienet: Fix register defines comment descriptionRadhey Shyam Pandey1-8/+8
2024-08-02net: axienet: Replace the occurrences of (1<<x) by BIT(x)Appana Durga Kedareswara Rao1-14/+14
2024-03-29net: axienet: Fix kernel doc warningsSuraj Gupta1-2/+2
2023-11-20net: axienet: Introduce dmaengine supportRadhey Shyam Pandey1-0/+33
2023-11-20net: axienet: Preparatory changes for dmaengine supportSarath Babu Naidu Gaddam1-0/+2
2022-11-21net: axienet: Unexport and remove unused mdio functionsAndy Chiu1-2/+0
2022-09-21net: ll_temac: axienet: align with open parenthesishuangjunxian1-1/+1
2022-08-31net: axienet: Switch to 64-bit RX/TX statisticsRobert Hancock1-0/+12
2022-06-13xilinx: Fix build on x86.David S. Miller1-4/+4
2022-06-13net: axienet: Use iowrite64 to write all 64b descriptor pointersAndy Chiu1-3/+18
2022-06-13net: axienet: make the 64b addresable DMA depends on 64b archecturesAndy Chiu1-0/+36
2022-05-13net: axienet: Use NAPI for TX completion pathRobert Hancock1-26/+28
2022-04-06net: axienet: factor out phy_node in struct axienet_localAndy Chiu1-2/+0
2022-03-05net: axienet: add coalesce timer ethtool configurationRobert Hancock1-3/+7
2022-03-05net: axienet: reduce default RX interrupt threshold to 1Robert Hancock1-1/+1
2022-03-05net: axienet: implement NAPI and GRO receiveRobert Hancock1-0/+6
2022-01-26net: axienet: convert to phylink_pcsRussell King (Oracle)1-0/+2
2021-04-09Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski1-0/+12
2021-03-26net: axienet: Enable more clocksRobert Hancock1-2/+6
2021-03-25net: axienet: allow setups without MDIODaniel Mack1-0/+12
2021-02-12net: axienet: Support dynamic switching between 1000BaseX and SGMIIRobert Hancock1-11/+18
2020-11-07net: xilinx: axiethernet: Introduce helper functions for MDC enable/disableRadhey Shyam Pandey1-0/+2
2020-10-31net: axienet: Properly handle PCS/PMA PHY for 1000BaseX modeRobert Hancock1-0/+3
2020-06-15net: axienet: fix spelling mistake in comment "Exteneded" -> "extended"Colin Ian King1-1/+1
2020-03-24net: axienet: Autodetect 64-bit DMA capabilityAndre Przywara1-0/+1
2020-03-24net: axienet: Upgrade descriptors to hold 64-bit addressesAndre Przywara1-4/+5
2020-03-24net: axienet: Drop MDIO interrupt registers from ethtools dumpAndre Przywara1-7/+0
2020-03-24net: axienet: Convert DMA error handler to a work queueAndre Przywara1-1/+1
2019-06-06net: axienet: convert to phylink APIRobert Hancock1-1/+4
2019-06-06net: axienet: Add optional support for Ethernet core interruptRobert Hancock1-0/+1
2019-06-06net: axienet: Make RX/TX ring sizes configurableRobert Hancock1-0/+2
2019-06-06net: axienet: Cleanup DMA device reset and halt processRobert Hancock1-0/+2
2019-06-06net: axienet: Re-initialize MDIO registers properly after resetRobert Hancock1-1/+2
2019-06-06net: axienet: Use clock framework to get device clock rateRobert Hancock1-1/+4
2019-06-06net: axienet: fix MDIO bus namingRobert Hancock1-0/+2
2019-06-06net: axienet: Use standard IO accessorsRobert Hancock1-2/+2
2019-06-06net: axienet: Fix casting of pointers to u32Robert Hancock1-8/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.