aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/include/linux/clk-provider.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-10-17clk: core: add __init decoration for CLK_OF_DECLARE_DRIVER functionShawn Guo1-1/+1
2016-09-23clk: change the type of clk_hw_onecell_data.num to unsigned intMasahiro Yamada1-1/+1
2016-08-26clk: return unsigned int in dummy non-OF of_clk_get_parent_count()Rafał Miłecki1-1/+1
2016-08-12clk: core: New macro CLK_OF_DECLARE_DRIVERRicardo Ribalda Delgado1-0/+12
2016-07-01clk: core: support clocks which requires parents enable (part 1)Dong Aisheng1-0/+2
2016-06-30Merge branch 'clk-hw-unregister-fixed-rate' into clk-nextStephen Boyd1-0/+1
2016-06-30clk: fixed-rate: add clk_hw_unregister_fixed_rate()Masahiro Yamada1-0/+1
2016-06-01clk: Remove CLK_IS_ROOT flagStephen Boyd1-1/+1
2016-04-21Merge branch 'clk-hw-register' (early part) into clk-nextStephen Boyd1-0/+93
2016-04-21Merge branch 'clk-composite-unregister' into clk-nextStephen Boyd1-0/+1
2016-04-21clk: composite: Add unregister functionMaxime Ripard1-0/+1
2016-04-19clk: fixed-rate: Add hw based registration APIsStephen Boyd1-0/+7
2016-04-19clk: gpio: Add hw based registration APIsStephen Boyd1-0/+8
2016-04-19clk: composite: Add hw based registration APIsStephen Boyd1-0/+7
2016-04-19clk: fractional-divider: Add hw based registration APIsStephen Boyd1-0/+5
2016-04-19clk: fixed-factor: Add hw based registration APIsStephen Boyd1-0/+4
2016-04-19clk: mux: Add hw based registration APIsStephen Boyd1-0/+11
2016-04-19clk: gate: Add hw based registration APIsStephen Boyd1-0/+5
2016-04-19clk: divider: Add hw based registration APIsStephen Boyd1-0/+10
2016-04-19clk: Add clk_hw OF clk providersStephen Boyd1-0/+30
2016-04-19clk: Add {devm_}clk_hw_{register,unregister}() APIsStephen Boyd1-0/+6
2016-04-09clk: Provide OF helper to mark clocks as CRITICALLee Jones1-1/+7
2016-04-09clk: Allow clocks to be marked as CRITICALLee Jones1-0/+1
2016-02-26clk: Make of_clk_get_parent_count() return unsigned intsStephen Boyd1-1/+1
2016-02-06clk: provider: Remove of_gpio_{gate,mux}_clk_setup() prototypesStephen Boyd1-4/+0
2016-02-06clk: Deprecate CLK_IS_ROOTStephen Boyd1-1/+1
2016-01-29clk: add clk_unregister_fixed_rate()Masahiro Yamada1-1/+1
2016-01-29clk: add clk_unregister_fixed_factor()Masahiro Yamada1-0/+1
2016-01-29clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang1-0/+18
2016-01-29clk-divider: make sure read-only dividers do not write to their registerHeiko Stuebner1-0/+1
2015-12-23Merge branch 'clk-rockchip' into clk-nextMichael Turquette1-0/+1
2015-12-23clk: add flag for clocks that need to be enabled on rate changesHeiko Stuebner1-0/+1
2015-11-20clk: Use static inline functions instead of macros for dummiesGeert Uytterhoeven1-4/+2
2015-11-20clk: fix a typo in comment block of struct clk_rate_requestMasahiro Yamada1-1/+1
2015-10-26clk: Add clk_hw_is_enabled() for use by clk providersJoachim Eastwood1-0/+1
2015-10-26clk: Add stubs for of_clk_*() APIs when CONFIG_OF=nStephen Boyd1-0/+9
2015-10-23clk: Remove clk_{register,unregister}_multiplier()Stephen Boyd1-7/+0
2015-10-21Merge tag 'sunxi-clocks-for-4.4' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-nextStephen Boyd1-0/+42
2015-10-21clk: Add a basic multiplier clockMaxime Ripard1-0/+42
2015-10-16clk: Make clk input parameter of __clk_get_name() constGeert Uytterhoeven1-1/+1
2015-10-02clk: fractional-divider: keep mwidth and nwidth internallyAndy Shevchenko1-1/+2
2015-08-24clk: Constify clk_hw argument to provider APIsStephen Boyd1-7/+7
2015-08-24clk: Remove unused provider APIsStephen Boyd1-6/+0
2015-08-24clk: Add clk_hw_*() APIs for use by clk providersStephen Boyd1-0/+9
2015-07-28clk: gpio: Mark parent_names array constStephen Boyd1-1/+1
2015-07-28clk: allow a clk divider with max divisor when zeroJim Quinlan1-0/+4
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd1-1/+1
2015-07-28clk: Allow providers to configure min/max ratesStephen Boyd1-0/+2
2015-07-28Merge branch 'clk-determine-rate-struct' into clk-nextStephen Boyd1-20/+29
2015-07-27clk: change clk_ops' ->determine_rate() prototypeBoris Brezillon1-20/+29