aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/include/linux/rseq_types.h
AgeCommit message (Expand)AuthorFilesLines
2026-03-11sched/mmcid: Avoid full tasklist walksThomas Gleixner1-1/+5
2026-02-10Merge tag 'sched-core-2026-02-09' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-1/+31
2026-02-04sched/mmcid: Protect transition on weakly ordered systemsThomas Gleixner1-4/+2
2026-01-22rseq: Implement time slice extension enforcement timerThomas Gleixner1-0/+2
2026-01-22rseq: Implement sys_rseq_slice_yield()Thomas Gleixner1-0/+2
2026-01-22rseq: Add fields and constants for time slice extensionThomas Gleixner1-1/+27
2025-11-25sched/mmcid: Switch over to the new mechanismThomas Gleixner1-4/+4
2025-11-25sched/mmcid: Implement deferred mode changeThomas Gleixner1-0/+8
2025-11-25sched/mmcid: Provide CID ownership mode fixup functionsThomas Gleixner1-2/+5
2025-11-25sched/mmcid: Provide new scheduler CID mechanismThomas Gleixner1-5/+13
2025-11-25sched/mmcid: Introduce per task/CPU ownership infrastructureThomas Gleixner1-1/+3
2025-11-25sched/mmcid: Serialize sched_mm_cid_fork()/exit() with a mutexThomas Gleixner1-0/+2
2025-11-25sched/mmcid: Provide precomputed maximal valueThomas Gleixner1-0/+6
2025-11-20sched/mmcid: Cacheline align MM CID storageThomas Gleixner1-2/+2
2025-11-20sched/mmcid: Use proper data structuresThomas Gleixner1-0/+42
2025-11-04rseq: Implement fast path for exit to userThomas Gleixner1-0/+3
2025-11-04rseq: Optimize event settingThomas Gleixner1-2/+9
2025-11-04rseq: Provide and use rseq_update_user_cs()Thomas Gleixner1-1/+10
2025-11-04rseq: Record interrupt from user spaceThomas Gleixner1-0/+2
2025-11-04rseq: Cache CPU ID and MM CID valuesThomas Gleixner1-0/+21
2025-11-04rseq: Introduce struct rseq_dataThomas Gleixner1-0/+51
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.