blob: 037a2d1b8ff4cc8ca1ccc3e98f4cbe8c8ed2cedb (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (C) 2020-2022 Loongson Technology Corporation Limited
*/
#ifndef _ASM_TIME_H
#define _ASM_TIME_H
#include <linux/clockchips.h>
#include <linux/clocksource.h>
#include <asm/loongarch.h>
extern u64 cpu_clock_freq;
extern u64 const_clock_freq;
extern void save_counter(void);
extern void sync_counter(void);
static inline unsigned int calc_const_freq(void)
{
unsigned int res;
unsigned int base_freq;
unsigned int cfm, cfd;
res = read_cpucfg(LOONGARCH_CPUCFG2);
if (!(res & CPUCFG2_LLFTP))
return 0;
base_freq = read_cpucfg(LOONGARCH_CPUCFG4);
res = read_cpucfg(LOONGARCH_CPUCFG5);
cfm = res & 0xffff;
cfd = (res >> 16) & 0xffff;
if (!base_freq || !cfm || !cfd)
return 0;
return (base_freq * cfm / cfd);
}
/*
* Initialize the calling CPU's timer interrupt as clockevent device
*/
extern int constant_clockevent_init(void);
extern int constant_clocksource_init(void);
static inline void clockevent_set_clock(struct clock_event_device *cd,
unsigned int clock)
{
clockevents_calc_mult_shift(cd, clock, 4);
}
#endif /* _ASM_TIME_H */
|
