1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
|
[
{
"ArchStdEvent": "L1I_CACHE_REFILL"
},
{
"ArchStdEvent": "L1I_TLB_REFILL"
},
{
"ArchStdEvent": "L1D_CACHE_REFILL"
},
{
"ArchStdEvent": "L1D_CACHE"
},
{
"ArchStdEvent": "L1D_TLB_REFILL"
},
{
"ArchStdEvent": "L1I_CACHE"
},
{
"ArchStdEvent": "L1D_CACHE_WB"
},
{
"ArchStdEvent": "L2D_CACHE"
},
{
"ArchStdEvent": "L2D_CACHE_REFILL"
},
{
"ArchStdEvent": "L2D_CACHE_WB"
},
{
"ArchStdEvent": "L1D_CACHE_ALLOCATE"
},
{
"ArchStdEvent": "L2D_CACHE_ALLOCATE"
},
{
"ArchStdEvent": "L1D_TLB"
},
{
"ArchStdEvent": "L1I_TLB"
},
{
"ArchStdEvent": "L3D_CACHE_ALLOCATE"
},
{
"ArchStdEvent": "L3D_CACHE_REFILL"
},
{
"ArchStdEvent": "L3D_CACHE"
},
{
"ArchStdEvent": "L2D_TLB_REFILL"
},
{
"ArchStdEvent": "L2D_TLB"
},
{
"ArchStdEvent": "L2I_TLB"
},
{
"ArchStdEvent": "DTLB_WALK"
},
{
"ArchStdEvent": "ITLB_WALK"
},
{
"ArchStdEvent": "LL_CACHE_RD"
},
{
"ArchStdEvent": "LL_CACHE_MISS_RD"
},
{
"ArchStdEvent": "L1D_CACHE_RD"
},
{
"ArchStdEvent": "L1D_CACHE_WR"
},
{
"ArchStdEvent": "L1D_CACHE_WB_VICTIM"
},
{
"ArchStdEvent": "L1D_CACHE_WB_CLEAN"
},
{
"ArchStdEvent": "L1D_CACHE_INVAL"
},
{
"ArchStdEvent": "L2D_CACHE_RD"
},
{
"ArchStdEvent": "L2D_CACHE_WR"
},
{
"ArchStdEvent": "L2D_CACHE_WB_VICTIM"
},
{
"ArchStdEvent": "L2D_CACHE_WB_CLEAN"
},
{
"ArchStdEvent": "L2D_CACHE_INVAL"
},
{
"ArchStdEvent": "L3D_CACHE_RD"
},
{
"ArchStdEvent": "L3D_CACHE_REFILL_RD"
},
{
"PublicDescription": "Number of ways read in the instruction cache - Tag RAM",
"EventCode": "0xC2",
"EventName": "I_TAG_RAM_RD",
"BriefDescription": "Number of ways read in the instruction cache - Tag RAM"
},
{
"PublicDescription": "Number of ways read in the instruction cache - Data RAM",
"EventCode": "0xC3",
"EventName": "I_DATA_RAM_RD",
"BriefDescription": "Number of ways read in the instruction cache - Data RAM"
},
{
"PublicDescription": "Number of ways read in the instruction BTAC RAM",
"EventCode": "0xC4",
"EventName": "I_BTAC_RAM_RD",
"BriefDescription": "Number of ways read in the instruction BTAC RAM"
},
{
"PublicDescription": "Level 1 PLD TLB refill",
"EventCode": "0xE7",
"EventName": "L1PLD_TLB_REFILL",
"BriefDescription": "Level 1 PLD TLB refill"
},
{
"PublicDescription": "Level 2 preload and MMU prefetcher TLB access. This event only counts software and hardware prefetches at Level 2",
"EventCode": "0xE8",
"EventName": "L2PLD_TLB",
"BriefDescription": "Level 2 preload and MMU prefetcher TLB access. This event only counts software and hardware prefetches at Level 2"
},
{
"PublicDescription": "Level 1 TLB flush",
"EventCode": "0xE9",
"EventName": "UTLB_FLUSH",
"BriefDescription": "Level 1 TLB flush"
},
{
"PublicDescription": "Level 2 TLB access",
"EventCode": "0xEA",
"EventName": "TLB_ACCESS",
"BriefDescription": "Level 2 TLB access"
},
{
"PublicDescription": "Level 1 preload TLB access. This event only counts software and hardware prefetches at Level 1. This event counts all accesses to the preload data micro TLB, that is L1 prefetcher and preload instructions. This event does not take into account whether the MMU is enabled or not",
"EventCode": "0xEB",
"EventName": "L1PLD_TLB",
"BriefDescription": "Level 1 preload TLB access. This event only counts software and hardware prefetches at Level 1. This event counts all accesses to the preload data micro TLB, that is L1 prefetcher and preload instructions. This event does not take into account whether the MMU is enabled or not"
},
{
"PublicDescription": "Prefetch access to unified TLB that caused a page table walk. This event counts software and hardware prefetches",
"EventCode": "0xEC",
"EventName": "PLDTLB_WALK",
"BriefDescription": "Prefetch access to unified TLB that caused a page table walk. This event counts software and hardware prefetches"
}
]
|
