summaryrefslogtreecommitdiffstats
path: root/sys/arch/arm64/include
AgeCommit message (Expand)AuthorFilesLines
2020-06-05Implement cpu_rnd_messybits() as a read of the virtual counter xorednaddy1-2/+11
2020-06-05Allow userland access to the virtual counter.kettenis1-1/+4
2020-05-31introduce "cpu_rnd_messybits" for use instead of nanotime in dev/rnd.c.dlg1-1/+3
2020-05-17Fix typo in comment.kettenis1-2/+2
2020-05-17Add machdep.compatible.kettenis1-4/+8
2020-04-13Fix some of the more esoteric bus_space functions. Thekettenis1-7/+8
2020-02-20controler -> controllerjsg1-3/+3
2019-11-07Convert db_addr_t -> vaddr_t but leave the typedef for now.mpi1-3/+3
2019-10-17Cache flush operations on arm64 were being incorrectly treated as writedrahn1-4/+4
2019-09-01Newer ARMv8 processors now include a new CSV2 field in their processorkettenis1-1/+7
2019-08-04Fix a typo I noticed reviewing the smbios code cleanup diff.kmos1-2/+2
2019-08-04Cleanup the bios(4)/smbios(4) code a bit. Fix some KNF issues, reducekettenis1-111/+111
2019-08-04Implement smbios support on arm64.kettenis1-0/+278
2019-07-02Register cpu(4) as a cooling device. This supports passive cooling bykettenis1-1/+2
2019-06-25Implement suspend/resume support for MSI-X interrupts. Loosely based onkettenis1-1/+8
2019-06-04Remove the unused pvh_attrs attribute from struct vm_page_md.patrick1-4/+2
2019-06-04Bump MAXCPUS to 32 so that we can use all cores on the Ampere eMAG.patrick1-2/+2
2019-06-03Map the raw bus space operations to the regular ones.patrick1-1/+15
2019-06-02Change pci_intr_handle_t into a struct and replace duplicated code thatkettenis1-2/+16
2019-06-01Bump VM_MAX_KERNEL_ADDRESS so that we have about 16G of KVA. Sincepatrick1-2/+2
2019-05-31Add MSI-X support for acpipci(4). This splits out some generic code intokettenis1-2/+6
2019-05-13Add the needed ICC_PMR_EL1 register bit defines for the previouspatrick1-2/+6
2019-05-04Remove some junk that we don't use.kettenis1-12/+1
2019-04-10change marks[] array to uint64_t, so the code can track full 64-bitderaadt1-2/+2
2019-03-12Setting and getting the rounding mode on our arm64 FPU has not workedpatrick1-2/+3
2019-02-16Sprinkle a few ifdefs for _LOCORE and _KERNEL and reorder a few linespatrick1-21/+26
2019-01-23Add the apm(4) subsystem to arm64.phessler3-2/+41
2018-12-05Include srp.h where struct cpu_info uses srp to avoid erroring out whenjsg1-1/+2
2018-10-01Use inline functions instead of GNU C statement expressions for the MDnaddy1-19/+32
2018-09-14Unify and bump some of the NMBCLUSTERS defines. Some archs had it set toclaudio1-2/+2
2018-09-11We actually support 39-bit VA's in userland.kettenis1-2/+2
2018-09-08Bump NMBCLUSTERS to a more reasonable 256MB instead of the tiny 4MB.claudio1-2/+2
2018-09-07Add retguard macros to cpu_switchto, setjmp, longjmp.mortimer1-7/+18
2018-08-25Add code to print the characteristics of the caches that can be discoveredkettenis1-2/+29
2018-08-20Implement bus_space_mmap(9).kettenis1-1/+6
2018-08-20Remove unused spllock().visa1-2/+1
2018-08-19Add support for multiple PCI segments. Only really implemented for arm64kettenis1-2/+3
2018-08-12Add retguard macros for arm64 asm and apply them in the straightforwardmortimer1-1/+39
2018-08-11Bump MAXCPUS from 8 to 24.kettenis1-2/+2
2018-08-09Define __HAVE_ACPI on arm64 and __HAVE_FDT on arm64, armv7 and octeonpatrick1-1/+4
2018-08-08Extend the FDT interrupt API to support masking and unmasking IRQs.patrick2-2/+8
2018-08-06Give the FDT interrupt API a more generic naming by replacing thepatrick1-1/+11
2018-08-03Implement single-stepping. Based on an earlier diff from drahn@.kettenis1-4/+2
2018-08-03Implement DVFS support.kettenis1-1/+5
2018-07-05Add acpipci(4), a driver that supports generic ECAM-compatible PCI hostkettenis1-1/+3
2018-07-04ptrace debug support for arm64.drahn1-1/+2
2018-07-02Add functions to allow the use of the FPU in the kernel.kettenis1-1/+3
2018-06-30Remove strange /* End of file */ style.deraadt1-3/+1
2018-06-30Add intr_enable() here as well.kettenis1-1/+7
2018-06-28Add missing <sys/param.h>.kettenis1-1/+2
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.