summaryrefslogtreecommitdiffstats
path: root/sys/dev/mii/atphy.c (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Initialize the mii_oui field such that fec(4) can look at it.kettenis2016-07-091-1/+2
| | | | ok jsg@
* The Atheros PHYs with model ID 7 are the AR8031/AR8033/AR8035 family.kettenis2016-07-081-3/+3
| | | | | | Identify as AR8035 since that one has the lowest revision number. ok mlarkin@, millert@
* Remove some includes include-what-you-use claims don'tjsg2015-03-141-2/+1
| | | | | | | have any direct symbols used. Tested for indirect use by compiling amd64/i386/sparc64 kernels. ok tedu@ deraadt@
* Explicitly include <net/if_var.h> instead of pulling it in <net/if.h>.mpi2014-12-051-1/+2
| | | | ok mikeb@, krw@, bluhm@, tedu@
* mii drivers no longer need activate functions. Repair of the PHYderaadt2013-12-281-2/+2
| | | | | | | configuration setting is done at resume time because all networks drivers which were previously up, do an IFF_UP operation which hits PHY_RESET. This was in snapshots for about 2 weeks.
* Explicitly clear 1000baseT control register for F1 PHY used inkevlo2011-06-171-2/+15
| | | | | | | | | | | AR8132 FastEthernet controller. The PHY has no ability to establish a gigabit link. Previously only link parters which support down-shifting was able to establish link. This change should fix a long standing link establishment issue of AR8132. From Brad via FreeBSD Tested by krw@, edd@, Abel Abraham Camarillo Ojeda, Gabriel Linder
* Add Atheros F1 and F2 PHYs from FreeBSDkevlo2011-01-211-4/+8
| | | | ok jsg@
* typomartynas2009-07-251-2/+2
|
* Replace magic numbers for ANAR flow control bits with the appropriatekettenis2009-07-251-3/+3
| | | | defines from mii.h. From Brad.
* use auto-negotiation for manual media type selection. This fixeskevlo2009-03-231-2/+3
| | | | | | establishment of 10/100Mbps link on ale(4). From FreeBSD
* Add a driver for the Attansic F1 PHY.brad2008-09-251-0/+384
From FreeBSD via kevlo@