summaryrefslogtreecommitdiffstats
path: root/sys/dev
AgeCommit message (Collapse)AuthorFilesLines
2013-01-17Force the latest 3 generations of Intel SATA chipsets into AHCI mode.claudio1-1/+37
This makes MacBook Pro with bootcamp more happy to run OpenBSD since by default it boots up with IDE mode enabled on those chips which results in all sorts of troubles with the at least the DVD drive. With and OK kettenis@
2013-01-16Fight global eye bleeding by fixing evil typos.miod1-2/+2
2013-01-16Consistently call sr_scsi_done instead of scsi_done.jsing3-9/+9
ok krw@
2013-01-16Loongson: add throttling support.pirofti1-5/+1
This commit allows CPU throttling on the 2F systems. Inspired by an old diff from otto@. Help from and okay miod@.
2013-01-16Add a function that handles the completion of a ccb.jsing2-2/+39
ok krw@
2013-01-16Add a new capability flag to identify disciplines where read failures arejsing4-7/+10
not necessarily terminal (i.e. we have redundancy). ok krw@
2013-01-16Set resid to zero if the scsi transfer completed without error.jsing8-21/+13
ok krw@
2013-01-16Factor out code used to release ccbs from a workunit.jsing5-34/+27
ok krw@
2013-01-16regenbrad2-8/+8
2013-01-16Some corrections for D-Link device names.brad3-10/+10
ok jsing@
2013-01-16fix typo in commentdtucker1-2/+2
2013-01-16Add hardware VLAN tag/untag support for VT6105M chips. Help/feedback/okdtucker1-1/+13
brad@ chris@ jsing@ kettenis@ mikeb@ sthen@
2013-01-16Sort the PCI ids.brad2-14/+14
ok dtucker@ jsing@
2013-01-16Add hardware VLAN tag/untag support for VT6105M chips. Help/feedback/okdtucker1-1/+41
brad@ chris@ jsing@ kettenis@ mikeb@ sthen@
2013-01-16regenbrad2-0/+5
2013-01-16Add D-Link DFE-520TX C1brad1-1/+2
2013-01-16Keep a count of packets added to the chip's TX queue and only poke the chipdtucker1-2/+4
if we've added a packet. Reduces CPU util a tiny bit. ok brad@ jsing@
2013-01-15More syncing with FreeBSD bge version. No binary change.claudio1-8/+11
2013-01-15Implement a function that gets and correctly initialises a ccb for I/O,jsing2-3/+70
along with a function that enqueues a ccb on a workunit. ok krw@
2013-01-15Always initialise the discipline name, not just when we are doing a create.jsing7-25/+18
2013-01-15Fix typos in comments and change the syntactic sugar of a function toclaudio1-7/+7
reduce the diff between Fx and Ox. OK gcc
2013-01-15put a tab after #define to make the diff between Fx and Ox smaller.claudio1-1758/+1758
No binary change.
2013-01-15Keep a function pointer to the per-discipline I/O interrupt handler in thejsing9-9/+19
discipline data structure. To be used with an upcoming diff.
2013-01-15dont use amd64 is currently broken cos it has nodlg1-2/+2
bus_space_write_raw_region_8. disabling it for now.
2013-01-15Factor out workunit initialisation code.jsing2-45/+39
ok krw@
2013-01-15use bus_space_write_raw_region_8 on 64bit archs when writing to the ringsdlg1-5/+11
2013-01-14map the registers PREFETCHABLE so things that can do write combining candlg1-3/+3
try and do write combining like the myx doco likes.
2013-01-14avoid extra bus_space barriers in the interrupt handler.dlg1-6/+11
2013-01-14use one interrupt handler for the thtc headend, rather than seperatederaadt1-34/+40
interrupt handlers for the ports. this ensures that the 2nd port does not get starved. ok dlg
2013-01-14Loongson: Replace the system clock provided by the CPU with a GLX MFGPT.pirofti3-5/+58
CPU throttling was not possible due to the fact that the system clock was the CPU clock. So slowing down the CPU would also slow down the passing of time. This commit adds a driver for the MFGPT1 clock from the AMD companion chip found on lemote and hooks it up as the system clock. It also changes the frequency value of hz from the default, which was 100, to 128. That's because the scaling on MFGPT clocks is represented by powers of two. Okay miod@.
2013-01-14Fix the sotfware.jsing2-4/+4
2013-01-14Call the correct callback on node disassociation.jsing1-2/+2
2013-01-14when posting descriptors to the chips rings, avoid going write barrierdlg1-9/+28
write barrier write barrier when using myx_write to post descriptors. instead let its go write write write barrier by using the appropriate bus_space write directly followed by a single bus_space barrier. the story above is mostly true, except that myx wants use to write all the descriptors except the first, barrier, and then write the first one out to signale that the chip can proceed. it is also worth noting that the barriers cover more address space than what we actually wrote to. this makes the code much simpler, and avoids generating extra fence operations (which is what barrier functions end up as on most of our archs) when we wrap around the end of the ring. the bus_space doco encourages this. bus_space use was discussed with krw@ kettenis@ deraadt@
2013-01-14the myri doco suggests its nice to post stuff by filling in everythingdlg1-57/+108
in the rings except the first descriptor. once you've written as much as you can out, then you go back and post the first descriptor to signal that the chip should go ahead and work.
2013-01-14;; is a long way of saying ;dlg1-2/+2
2013-01-13Enable flow control support with 5708S/5709S adapters.brad1-4/+2
ok dlg@
2013-01-13Add support for reporting flow control status for 5708S/5709S fibre PHY.brad2-2/+14
ok dlg@
2013-01-12add viomb driver for virtio balloon devicesf2-1/+467
This allows the host to request some memory back from the openbsd guest in case of a shortage. Patch by Dinar Talypov OK jasper@ OK jmc@ (man page)
2013-01-10dont hardcode the phy address at 1. the 5718 family of chips can havedlg2-6/+34
phys as 1, 2, 8, or 9 depending on which pci function its on and whether its serdes. this tells every other bge that the phy is still at 1, so they still work.
2013-01-10oh hey guys, ive got this cool new thing called a "switch statement". yourdlg1-10/+15
if (thing == foo || thing == bar || thing == baz) is ugly. no functional change.
2013-01-10macros describing necessary bits on newer chips.dlg1-2/+95
just extra cruft, it doesnt change anything that already exists so it cant (and empirically doesnt) change existing chip support.
2013-01-10apparently broadcom finally made a series of phys that done need a bunchdlg1-1/+9
of workarounds in the 5718 family and up. we dont attach bge to those chips yet, so this cant break anything that isnt already broken. from freebsd.
2013-01-10regendlg1-6/+6
2013-01-10fix model ids for Broadcom BCM5720C and BCM5717C phys.dlg1-3/+3
tested on real 5720 hardware.
2013-01-10when checking if a particular phy has a particular model number,dlg1-28/+50
make sure we check the oui as well. broadcom has 4 or 5 ouis with overlapping model numbers, so they should be scoped when you look them up. tested on at least: bge0 at pci3 dev 4 function 0 "Broadcom BCM5714" rev 0xa3, BCM5715 A3 (0x9003): ivec 0x795, address 00:14:4f:a9:34:90 brgphy0 at bge0 phy 1: BCM5714 10/100/1000baseT/SX PHY, rev. 0 bnx0 at pci7 dev 0 function 0 "Broadcom BCM5709" rev 0x20: apic 0 int 6 bnx0: address 1c:c1:de:e4:5e:b0 brgphy0 at bnx0 phy 1: BCM5709 10/100/1000baseT PHY, rev. 8 bge0 at pci0 dev 5 function 0 "Broadcom BCM5702X" rev 0x02, BCM5702/5703 A2 (0x1002): eb164 irq 2, address 00:10:18:00:98:e9 brgphy0 at bge0 phy 1: BCM5703 10/100/1000baseT PHY, rev. 2 bge0 at pci2 dev 0 function 0 "Broadcom BCM5761" rev 0x10, BCM5761 A1 (0x5761100): apic 2 int 18, address 00:10:18:4b:23:b4 brgphy0 at bge0 phy 1: BCM5761 10/100/1000baseT PHY, rev. 0 some tests by and ok mikeb@ and naddy@
2013-01-09Sync the userland facing drm headers with FreeBSD minus some cruft mpijsg3-266/+634
says has been removed upstream. ok mpi@
2013-01-09comments are lies. brgphy definitely supports more thant the BCR5400.dlg1-6/+1
ok deraadt@ sthen@
2013-01-08a single-com in the Exsys EX-4109x family; Gregory Edigarov <edigarov@qarea.com>deraadt1-1/+10
2013-01-06acknowlege -> acknowledgemartynas3-6/+6
compatability -> compatibility OK jmc@.
2013-01-06don't propagate XF86XK_Audio{Lower,Raise}Volume keys to userspace,ratchov2-10/+12
otherwise volume may be adjusted twice: once by X apps and once in the kernel. feedback from many, ok shadchin@
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.