1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
|
/* $OpenBSD: ciss_pci.c,v 1.21 2020/01/05 01:07:58 jsg Exp $ */
/*
* Copyright (c) 2005 Michael Shalayeff
* All rights reserved.
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF MIND, USE, DATA OR PROFITS, WHETHER IN
* AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT
* OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/malloc.h>
#include <sys/device.h>
#include <dev/pci/pcidevs.h>
#include <dev/pci/pcivar.h>
#include <machine/bus.h>
#include <scsi/scsi_all.h>
#include <scsi/scsi_disk.h>
#include <scsi/scsiconf.h>
#include <dev/ic/cissreg.h>
#include <dev/ic/cissvar.h>
#define CISS_BAR 0x10
int ciss_pci_match(struct device *, void *, void *);
void ciss_pci_attach(struct device *, struct device *, void *);
int ciss_activate(struct device *, int);
struct cfattach ciss_pci_ca = {
sizeof(struct ciss_softc), ciss_pci_match, ciss_pci_attach,
NULL, ciss_activate
};
const struct pci_matchid ciss_pci_devices[] = {
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA532 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA5300 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA5300_2 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA5312 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA5I },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA5I_2 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA6I },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA641 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA642 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA6400 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA6400EM },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA6422 },
{ PCI_VENDOR_COMPAQ, PCI_PRODUCT_COMPAQ_CSA64XX },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAE200 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAE200I_1 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAE200I_2 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAE200I_3 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAE200I_4 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAE500_1 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAE500_2 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAH240 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAH240AR },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAH240TR },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAH241 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAH244BR },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP212 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP220I },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP222 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP224BR },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP230I },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP240TR },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP246BR },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP410 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP410I },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP411 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP420 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP420I },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP421 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP430 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP430I },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP431 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP440 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP440AR },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP441 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP530 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP531 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP542T },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP600 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP700M },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP711M },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP712M },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP721M },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP731M },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP741M },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP800 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP812 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP822 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP830 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP830I },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP840 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAP841 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSAV100 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_1 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_2 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_3 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_4 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_5 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_6 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_7 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_8 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_9 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_10 },
{ PCI_VENDOR_HP, PCI_PRODUCT_HP_HPSA_11 }
};
int
ciss_pci_match(struct device *parent, void *match, void *aux)
{
struct pci_attach_args *pa = aux;
return pci_matchbyid(pa, ciss_pci_devices, nitems(ciss_pci_devices));
}
void
ciss_pci_attach(struct device *parent, struct device *self, void *aux)
{
struct ciss_softc *sc = (struct ciss_softc *)self;
struct pci_attach_args *pa = aux;
bus_size_t size, cfgsz;
pci_intr_handle_t ih;
const char *intrstr;
int cfg_bar, memtype;
pcireg_t reg;
memtype = pci_mapreg_type(pa->pa_pc, pa->pa_tag, CISS_BAR);
if (pci_mapreg_map(pa, CISS_BAR, memtype, 0,
&sc->iot, &sc->ioh, NULL, &size, 0)) {
printf(": can't map controller mem space\n");
return;
}
sc->dmat = pa->pa_dmat;
sc->iem = CISS_READYENA;
reg = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_SUBSYS_ID_REG);
if (PCI_VENDOR(reg) == PCI_VENDOR_COMPAQ &&
(PCI_PRODUCT(reg) == PCI_PRODUCT_COMPAQ_CSA5I ||
PCI_PRODUCT(reg) == PCI_PRODUCT_COMPAQ_CSA532 ||
PCI_PRODUCT(reg) == PCI_PRODUCT_COMPAQ_CSA5312))
sc->iem = CISS_READYENAB;
cfg_bar = bus_space_read_2(sc->iot, sc->ioh, CISS_CFG_BAR);
sc->cfgoff = bus_space_read_4(sc->iot, sc->ioh, CISS_CFG_OFF);
if (cfg_bar != CISS_BAR) {
if (pci_mapreg_map(pa, cfg_bar, PCI_MAPREG_TYPE_MEM, 0,
NULL, &sc->cfg_ioh, NULL, &cfgsz, 0)) {
printf(": can't map controller config space\n");
bus_space_unmap(sc->iot, sc->ioh, size);
return;
}
} else {
sc->cfg_ioh = sc->ioh;
cfgsz = size;
}
if (sc->cfgoff + sizeof(struct ciss_config) > cfgsz) {
printf(": unfit config space\n");
bus_space_unmap(sc->iot, sc->ioh, size);
if (cfg_bar != CISS_BAR)
bus_space_unmap(sc->iot, sc->cfg_ioh, cfgsz);
return;
}
/* disable interrupts until ready */
bus_space_write_4(sc->iot, sc->ioh, CISS_IMR,
bus_space_read_4(sc->iot, sc->ioh, CISS_IMR) | sc->iem);
if (pci_intr_map(pa, &ih)) {
printf(": can't map interrupt\n");
bus_space_unmap(sc->iot, sc->ioh, size);
if (cfg_bar != CISS_BAR)
bus_space_unmap(sc->iot, sc->cfg_ioh, cfgsz);
return;
}
intrstr = pci_intr_string(pa->pa_pc, ih);
sc->sc_ih = pci_intr_establish(pa->pa_pc, ih, IPL_BIO, ciss_intr, sc,
sc->sc_dev.dv_xname);
if (!sc->sc_ih) {
printf(": can't establish interrupt");
if (intrstr)
printf(" at %s", intrstr);
printf("\n");
bus_space_unmap(sc->iot, sc->ioh, size);
if (cfg_bar != CISS_BAR)
bus_space_unmap(sc->iot, sc->cfg_ioh, cfgsz);
return;
}
printf(": %s\n%s", intrstr, sc->sc_dev.dv_xname);
if (ciss_attach(sc)) {
pci_intr_disestablish(pa->pa_pc, sc->sc_ih);
sc->sc_ih = NULL;
bus_space_unmap(sc->iot, sc->ioh, size);
if (cfg_bar != CISS_BAR)
bus_space_unmap(sc->iot, sc->cfg_ioh, cfgsz);
return;
}
/* enable interrupts now */
bus_space_write_4(sc->iot, sc->ioh, CISS_IMR,
bus_space_read_4(sc->iot, sc->ioh, CISS_IMR) & ~sc->iem);
}
int
ciss_activate(struct device *self, int act)
{
int ret = 0;
ret = config_activate_children(self, act);
switch (act) {
case DVACT_POWERDOWN:
ciss_shutdown(self);
break;
}
return (ret);
}
|
