aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/ata
diff options
context:
space:
mode:
authorTang Yuantian <Yuantian.Tang@freescale.com>2015-09-07 16:23:15 +0800
committerTejun Heo <tj@kernel.org>2015-09-08 12:30:06 -0400
commit437dd8c3c20fa750a9db2e6b39b5e2ff7d01c79e (patch)
tree20f583cc24a941f63ccae8d1dbbdeafdafb26287 /Documentation/devicetree/bindings/ata
parentRevert "ahci: added support for Freescale AHCI sata" (diff)
downloadlinux-dev-437dd8c3c20fa750a9db2e6b39b5e2ff7d01c79e.tar.xz
linux-dev-437dd8c3c20fa750a9db2e6b39b5e2ff7d01c79e.zip
devicetree:bindings: add devicetree bindings for Freescale AHCI
adds bindings for Freescale QorIQ AHCI SATA controller. Signed-off-by: Tang Yuantian <Yuantian.Tang@freescale.com> Reviewed-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Tejun Heo <tj@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/ata')
-rw-r--r--Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt21
1 files changed, 21 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt b/Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt
new file mode 100644
index 000000000000..b614e3b1008b
--- /dev/null
+++ b/Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt
@@ -0,0 +1,21 @@
+Binding for Freescale QorIQ AHCI SATA Controller
+
+Required properties:
+ - reg: Physical base address and size of the controller's register area.
+ - compatible: Compatibility string. Must be 'fsl,<chip>-ahci', where
+ chip could be ls1021a, ls2085a, ls1043a etc.
+ - clocks: Input clock specifier. Refer to common clock bindings.
+ - interrupts: Interrupt specifier. Refer to interrupt binding.
+
+Optional properties:
+ - dma-coherent: Enable ACHI coherency DMA operation.
+ - reg-names: register area names when there are more then 1 regster area.
+
+Examples:
+ sata@3200000 {
+ compatible = "fsl,ls1021a-ahci";
+ reg = <0x0 0x3200000 0x0 0x10000>;
+ interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&platform_clk 1>;
+ dma-coherent;
+ };