diff options
author | 2015-03-03 18:48:49 +0000 | |
---|---|---|
committer | 2015-04-10 15:41:46 +0200 | |
commit | aebac99384f7a6d83a3dcd42bf2481eed2670083 (patch) | |
tree | 48bddc71c508aadf31138acdd6c3fe81a76c7370 /tools/perf/scripts/python/call-graph-from-postgresql.py | |
parent | MIPS: asm: spinlock: Fix addiu instruction for R10000_LLSC_WAR case (diff) | |
download | linux-dev-aebac99384f7a6d83a3dcd42bf2481eed2670083.tar.xz linux-dev-aebac99384f7a6d83a3dcd42bf2481eed2670083.zip |
MIPS: kernel: entry.S: Set correct ISA level for mips_ihb
Commit 6ebb496ffc7e("MIPS: kernel: entry.S: Add MIPS R6 related
definitions") added the MIPSR6 definition but it did not update the
ISA level of the actual assembly code so a pre-MIPSR6 jr.hb instruction
was generated instead. Fix this by using the MISP_ISA_LEVEL_RAW macro.
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Fixes: 6ebb496ffc7e("MIPS: kernel: entry.S: Add MIPS R6 related definitions")
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9386/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-postgresql.py')
0 files changed, 0 insertions, 0 deletions