diff options
| author |   Conor Dooley <conor.dooley@microchip.com> | 2022-10-10 23:17:05 +0100 |
|---|---|---|
| committer |   Palmer Dabbelt <palmer@rivosinc.com> | 2022-10-11 12:39:14 -0700 |
| commit | abbb388d335f8c400d1baecb15d360fa0062de77 (patch) | |
| tree | 2c21b91c5b0502cfcfd79113d7283b9bfb4fdb4f /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | MAINTAINERS: update polarfire soc clock binding (diff) | |
| download | linux-dev-abbb388d335f8c400d1baecb15d360fa0062de77.tar.xz linux-dev-abbb388d335f8c400d1baecb15d360fa0062de77.zip | |
dt-bindings: riscv: update microchip.yaml's maintainership
Daire and I are the platform maintainers for Microchip's RISC-V
FPGAs. Update the maintainers in microchip.yaml to reflect this and
explicitly add the binding to the SoC's MAINTAINERS entry.
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20221010221704.2161221-3-conor@kernel.org/
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions