aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/aspeed-bmc-asrock-romed8hm3.dts (follow)
AgeCommit message (Collapse)AuthorFilesLines
2022-04-13ARM: dts: aspeed: romed8hm3: Fix GPIOB0 nameZev Weiss1-1/+1
This GPIO was mislabeled as DDR_MEM_TEMP in the schematic; after a correction from ASRock Rack its name now reflects its actual functionality (POST_COMPLETE_N). Signed-off-by: Zev Weiss <zev@bewilderbeest.net> Fixes: a9a3d60b937a ("ARM: dts: aspeed: Add ASRock ROMED8HM3 BMC") Reviewed-by: Joel Stanley <joel@jms.id.au> Link: https://lore.kernel.org/r/20220331022425.28606-2-zev@bewilderbeest.net Signed-off-by: Joel Stanley <joel@jms.id.au>
2022-04-13ARM: dts: aspeed: romed8hm3: Add lm25066 sense resistor valuesZev Weiss1-0/+2
With this property set the sensor readings from these devices can now be calibrated properly. Signed-off-by: Zev Weiss <zev@bewilderbeest.net> Fixes: a9a3d60b937a ("ARM: dts: aspeed: Add ASRock ROMED8HM3 BMC") Reviewed-by: Joel Stanley <joel@jms.id.au> Link: https://lore.kernel.org/r/20220331022425.28606-1-zev@bewilderbeest.net Signed-off-by: Joel Stanley <joel@jms.id.au>
2022-02-28ARM: dts: aspeed: Add ASRock ROMED8HM3 BMCZev Weiss1-0/+259
This is a half-width, single-socket Epyc server board with an AST2500 BMC. This device tree is sufficient for basic OpenBMC functionality, but we'll need to add a few more devices (as driver support becomes available) before it's fully usable. Signed-off-by: Zev Weiss <zev@bewilderbeest.net> Reviewed-by: Joel Stanley <joel@jms.id.au> Link: https://lore.kernel.org/r/20220105101719.7093-1-zev@bewilderbeest.net Signed-off-by: Joel Stanley <joel@jms.id.au>