aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-01-04riscv: prefix IRQ_ macro names with an RV_ namespacePaul Walmsley2-12/+12
2020-01-03riscv: ftrace: correct the condition logic in function graph tracerZong Li1-1/+1
2020-01-03riscv: dts: Add DT support for SiFive L2 cache controllerYash Shah1-0/+15
2020-01-03riscv: gcov: enable gcov for RISC-VZong Li1-0/+1
2020-01-03riscv: mm: use __pa_symbol for kernel symbolsZong Li1-6/+6
2019-12-27riscv: export flush_icache_all to modulesOlof Johansson1-0/+1
2019-12-27riscv: reject invalid syscalls below -1David Abdurachmanov1-0/+1
2019-12-27riscv: fix compile failure with EXPORT_SYMBOL() & !MMULuc Van Oostenryck2-3/+4
2019-12-22Merge tag 'riscv/for-v5.5-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linuxLinus Torvalds5-198/+23
2019-12-22Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netLinus Torvalds1-2/+2
2019-12-20riscv: move sifive_l2_cache.c to drivers/socChristoph Hellwig2-179/+0
2019-12-20riscv: define vmemmap before pfn_to_page callsDavid Abdurachmanov1-17/+21
2019-12-20riscv: fix scratch register clearing in M-mode.Greentime Hu1-1/+1
2019-12-20riscv: Fix use of undefined config option CONFIG_CONFIG_MMUAndreas Schwab1-1/+1
2019-12-11bpf, riscv: Limit to 33 tail callsPaul Chaignon1-2/+2
2019-12-08riscv: only select serial sifive if TTY is enabledKefeng Wang1-2/+2
2019-12-08riscv: Fix build dependency for loaderOlof Johansson1-1/+1
2019-12-04Merge tag 'riscv/for-v5.5-rc1-2' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linuxLinus Torvalds4-8/+88
2019-12-03Merge tag 'pci-v5.5-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pciLinus Torvalds1-1/+0
2019-11-30Merge tag 'seccomp-v5.5-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/kees/linuxLinus Torvalds1-1/+1
2019-11-28Merge tag 'ioremap-5.5' of git://git.infradead.org/users/hch/ioremapLinus Torvalds5-99/+9
2019-11-27Merge tag 'riscv/for-v5.5-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linuxLinus Torvalds69-450/+1067
2019-11-26asm-generic: Make msi.h a mandatory include/asm headerMichal Simek1-1/+0
2019-11-26Merge branch 'x86-asm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-3/+2
2019-11-25Merge git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6Linus Torvalds1-1/+1
2019-11-25Merge tag 'printk-for-5.5' of git://git.kernel.org/pub/scm/linux/kernel/git/pmladek/printkLinus Torvalds1-2/+2
2019-11-22Merge branch 'next/defconfig-add-debug' into for-nextPaul Walmsley2-0/+48
2019-11-22Merge branch 'next/misc2' into for-nextPaul Walmsley2-8/+40
2019-11-22Merge branch 'next/nommu' into for-nextPaul Walmsley50-361/+915
2019-11-22Merge branch 'next/misc' into for-nextPaul Walmsley18-42/+63
2019-11-22Merge branch 'next/tlb-opt' into for-nextPaul Walmsley1-2/+23
2019-11-22Merge branch 'next/isa-string' into for-nextPaul Walmsley1-42/+3
2019-11-22RISC-V: Add address map dumperYash Shah1-0/+32
2019-11-22riscv: defconfigs: enable more debugging optionsPaul Walmsley2-0/+46
2019-11-22riscv: defconfigs: enable debugfsPaul Walmsley2-0/+2
2019-11-21riscv: Fix Kconfig indentationKrzysztof Kozlowski1-8/+8
2019-11-17riscv: provide a flat image loaderChristoph Hellwig4-5/+39
2019-11-17riscv: add nommu supportChristoph Hellwig23-71/+254
2019-11-17riscv: clear the instruction cache and all registers when bootingChristoph Hellwig2-1/+88
2019-11-17riscv: read the hart ID from mhartid on bootDamien Le Moal2-0/+9
2019-11-17riscv: provide native clint access for M-modeChristoph Hellwig7-3/+105
2019-11-17int128: move __uint128_t compiler test to KconfigArd Biesheuvel1-1/+1
2019-11-15riscv: dts: add support for PDMA device of HiFive Unleashed Rev A00Green Wan1-0/+7
2019-11-13riscv: add support for MMIO access to the timer registersChristoph Hellwig2-3/+19
2019-11-13riscv: implement remote sfence.i using IPIsChristoph Hellwig2-6/+21
2019-11-13riscv: cleanup the default power off implementationChristoph Hellwig3-2/+18
2019-11-13riscv: poison SBI calls for M-modeChristoph Hellwig1-2/+3
2019-11-13riscv: don't allow selecting SBI based drivers for M-modeDamien Le Moal1-0/+6
2019-11-12RISC-V: Add multiple compression image format.Atish Patra1-0/+12
2019-11-12riscv: clean up the macro format in each header fileZong Li15-33/+40