aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx/clk-imx8mm.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-12-01Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds1-102/+48
2019-10-28clk: imx8m: Use SYS_PLL1_800M as intermediate parent of CLK_ARMLeonard Crestez1-1/+1
2019-10-25clk: imx: imx8mm: mark sys_pll1/2 as fixed clockPeng Fan1-26/+20
2019-10-25clk: imx8mm: Define gates for pll1/2 fixed dividersLeonard Crestez1-19/+38
2019-10-06clk: imx8mm: Move 1443X/1416X PLL clock structure to common placeAnson Huang1-77/+10
2019-09-17clk: imx: imx8mm: fix pll mux bitPeng Fan1-22/+10
2019-08-19clk: imx8mm: Fix incorrect parentsLeonard Crestez1-4/+4
2019-08-12clk: imx8mm: Unregister clks when of_clk_add_provider failedAnson Huang1-1/+6
2019-08-03clk: imx8mm: Switch to platform driverAbel Vesa1-21/+36
2019-08-03clk: imx: imx8mm: fix audio pll settingPeng Fan1-2/+2
2019-08-03clk: imx8mm: GPT1 clock mux option #5 should be sys_pll1_80mAnson Huang1-1/+1
2019-08-03clk: imx8mm: Fix typo of pwm3 clock's mux option #4Anson Huang1-1/+1
2019-08-03clk: imx8mm: rename 'share_count_dcss' to 'share_count_disp'Fancy Fang1-5/+5
2019-08-03clk: imx8mm: correct the usb1_ctrl parent to be usb_busLi Jun1-1/+1
2019-08-03clk: imx8mm: Make 1416X/1443X PLL macro definitions common for usageAnson Huang1-17/+0
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds1-4/+14
2019-06-07clk: imx: imx8mm: correct audio_pll2_clk to audio_pll2_outPeng Fan1-3/+3
2019-05-23clk: imx8mm: Mark dram_apb criticalLeonard Crestez1-1/+1
2019-05-23clk: imx8m: Add GIC clockLeonard Crestez1-0/+4
2019-05-23clk: imx8mm: add SNVS clock to clock treeAnson Huang1-0/+1
2019-05-21clk: imx: imx8mm: fix int pll clk gatePeng Fan1-6/+6
2019-05-20clk: imx8mm: add GPIO clocks to clock treeAnson Huang1-0/+5
2019-02-21clk: imx: imx8mm: Mark init function __initStephen Boyd1-1/+1
2019-02-21clk: imx: Add clock driver support for imx8mmBai Ping1-0/+675