aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/zynqmp/pll.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-08-30clk: zynqmp: pll: rectify rate rounding in zynqmp_pll_round_rateQuanyang Wang1-16/+15
2022-01-24clk: zynqmp: replace warn_once with pr_debug for failed clock opsMichael Tretter1-16/+16
2021-06-28clk: zynqmp: Use firmware specific common clock flagsRajan Vaja1-1/+3
2021-06-25clk: zynqmp: pll: Remove some dead codeChristophe JAILLET1-2/+0
2021-06-25clk: zynqmp: fix compile testing without ZYNQMP_FIRMWAREMichal Simek1-6/+16
2021-04-07clk: zynqmp: pll: add set_pll_mode to check condition in zynqmp_pll_enableQuanyang Wang1-1/+11
2021-04-07clk: zynqmp: move zynqmp_pll_set_mode out of round_rate callbackQuanyang Wang1-6/+6
2020-04-28firmware: xilinx: Use APIs instead of IOCTLsRajan Vaja1-10/+4
2020-04-28firmware: xilinx: Remove eemi ops for clock_getdividerRajan Vaja1-1/+1
2020-04-28firmware: xilinx: Remove eemi ops for clock_setdividerRajan Vaja1-2/+2
2020-04-28firmware: xilinx: Remove eemi ops for clock_getstateRajan Vaja1-2/+1
2020-04-28firmware: xilinx: Remove eemi ops for clock_disableRajan Vaja1-2/+1
2020-04-28firmware: xilinx: Remove eemi ops for clock_enableRajan Vaja1-2/+1
2020-01-23clk: zynqmp: Warn user if clock user are more than allowedRajan Vaja1-2/+4
2018-10-09drivers: clk: Add ZynqMP clock driverJolly Shah1-0/+335