aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2015-07-20clk: wm831x: Remove clk.h includeStephen Boyd1-1/+0
2015-07-20clk: u300: Remove clk.h includeStephen Boyd1-1/+1
2015-07-20clk: twl6040: Remove clk.h includeStephen Boyd1-1/+0
2015-07-20clk: si5351: Include clk.hStephen Boyd1-1/+1
2015-07-20clk: rk808: Remove clk.h includeStephen Boyd1-1/+0
2015-07-20clk: palmas: Remove clkdev.h includesStephen Boyd1-1/+0
2015-07-20clk: nomadik: Remove clk.h and clkdev.h includesStephen Boyd1-2/+1
2015-07-20clk: mux: Remove clk.h includeStephen Boyd1-1/+0
2015-07-20clk: efm32gg: Remove clk.h includeStephen Boyd1-1/+0
2015-07-20clk: clps711x: Remove clk.h includeStephen Boyd1-1/+0
2015-07-20clk: cdce706: Include clk.hStephen Boyd1-0/+1
2015-07-20clk: axi-clkgen: Remove clk.h includeStephen Boyd1-1/+0
2015-07-20clk: i.MX: Remove clk.h includeStephen Boyd5-5/+0
2015-07-17Update Viresh Kumar's email addressViresh Kumar10-10/+10
2015-07-16ARM: OMAP2+: Add support for initializing dm814x clocksTony Lindgren3-2/+33
2015-07-16clk: tegra: Add the DFLL as a possible parent of the cclk_g clockTuomas Tynkkynen1-1/+3
2015-07-16clk: tegra: Save/restore CCLKG_BURST_POLICY on suspendTuomas Tynkkynen1-0/+14
2015-07-16clk: tegra: Add Tegra124 DFLL clocksource platform driverTuomas Tynkkynen4-4/+172
2015-07-16clk: tegra: Add DFLL DVCO reset control for Tegra124Paul Walmsley1-0/+68
2015-07-16clk: tegra: Introduce ability for SoC-specific reset control callbacksMikko Perttunen2-8/+34
2015-07-16clk: tegra: Add functions for parsing CVB tablesTuomas Tynkkynen2-0/+207
2015-07-16clk: tegra: Add closed loop support for the DFLLTuomas Tynkkynen1-3/+663
2015-07-16clk: tegra: Add library for the DFLL clock source (open-loop mode)Tuomas Tynkkynen3-0/+1150
2015-07-14clk: imx: add imx6ul clk tree supportFrank Li2-0/+433
2015-07-13clk: st: Fix error paths and allocation styleStephen Boyd1-38/+45
2015-07-13clk: imx: clk-imx6q: Provide initial IPU clock settings for mx6dlFabio Estevam1-0/+4
2015-07-11Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds15-50/+74
2015-07-09Merge tag 'sunxi-late-for-4.2' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into fixesKevin Hilman1-0/+1
2015-07-07Merge branch 'clk-fixes' into clk-nextStephen Boyd1-1/+1
2015-07-07clk: Move clk_provider_list to scope of function using itStephen Boyd1-2/+1
2015-07-07clk: Check for allocation errors in of_clk_init()Stephen Boyd1-2/+11
2015-07-07Merge branch 'clk-rk3368' into clk-nextStephen Boyd8-16/+1090
2015-07-07clk: qcom: Add support for SR2 PLLsGeorgi Djakov2-0/+76
2015-07-07clk: at91: Silence warnings and cleanup __init/extern usageStephen Boyd1-56/+48
2015-07-07drivers: clk: st: Incorrect register offset used for lock_statusPankaj Dev1-1/+1
2015-07-06clk: qcom: Constify the parent names arraysGeorgi Djakov11-67/+67
2015-07-06clk: xgene: Delete duplicated name fieldMatthias Brugger1-15/+13
2015-07-06clk: Rename clk-gpio-gate.c to clk-gpio.cSergej Sawazki2-1/+1
2015-07-06clk: add gpio controlled clock multiplexerSergej Sawazki1-64/+178
2015-07-06clk: gpio-gate: Stay silent on EPROBE_DEFERSergej Sawazki1-2/+3
2015-07-06clk: gpio-gate: Include export.h instead of module.hSergej Sawazki1-1/+1
2015-07-06Merge branch 'clk-fixes' into clk-nextStephen Boyd15-49/+73
2015-07-06clk: mediatek: mt8173: Fix enabling of critical clocksSascha Hauer1-5/+21
2015-07-06clk: rockchip: add rk3368 clock controllerHeiko Stuebner3-0/+898
2015-07-06clk: rockchip: define the inverters of rk3066/rk3188 and rk3288Heiko Stuebner2-2/+14
2015-07-06clk: rockchip: fix issues in the mmc-phase clockHeiko Stuebner1-3/+3
2015-07-06clk: rockchip: add support for phase invertersHeiko Stuebner4-0/+144
2015-07-06clk: rockchip: add COMPOSITE_NOGATE_DIVTBL variantHeiko Stuebner1-0/+20
2015-07-06clk: rockchip: protect register macros against multipart valuesHeiko Stuebner1-8/+8
2015-07-06clk: rockchip: fix faulty vip parent name on rk3288Heiko Stuebner1-2/+2