aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpio (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-08-23treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva6-13/+11
2020-08-05Merge tag 'gpio-v5.9-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-gpioLinus Torvalds48-1579/+1949
2020-08-04gpio: wcove: Request IRQ after all initialisation doneAndy Shevchenko1-7/+7
2020-08-04gpio: crystalcove: Free IRQ on error pathAndy Shevchenko1-15/+3
2020-08-04gpio: pca953x: Request IRQ after all initialisation doneAndy Shevchenko1-11/+11
2020-08-04gpio: don't use same lockdep class for all devm_gpiochip_add_data usersAhmad Fatoum1-5/+8
2020-08-04gpio: max732x: Use irqchip templateLinus Walleij1-15/+15
2020-08-04gpio: stmpe: Move chip registrationLinus Walleij1-6/+6
2020-07-30gpio: rcar: Use irqchip templateLinus Walleij1-7/+10
2020-07-29Merge remote-tracking branch 'spi/for-5.9' into spi-nextMark Brown1-4/+6
2020-07-23gpio: pci-idio-16: Use irqchip templateLinus Walleij1-11/+22
2020-07-23gpio: pcie-idio-24: Use irqchip templateLinus Walleij1-7/+10
2020-07-23gpio: 104-idio-16: Use irqchip templateLinus Walleij1-11/+22
2020-07-23gpio: 104-idi-48: Use irqchip templateLinus Walleij1-11/+22
2020-07-23gpio: 104-dio-48e: Use irqchip templateLinus Walleij1-12/+23
2020-07-23gpio: ws16c48: Use irqchip templateLinus Walleij1-14/+25
2020-07-23gpio: omap: improve coding style for pin config flagsDrew Fustini1-4/+9
2020-07-23gpio: dln2: Use irqchip templateLinus Walleij1-7/+10
2020-07-22Merge tag 'intel-gpio-v5.9-1' of git://git.kernel.org/pub/scm/linux/kernel/git/andy/linux-gpio-intel into develLinus Walleij6-59/+70
2020-07-22gpio: sch: Add a blank line between declaration and codeAbanoub Sameh1-0/+1
2020-07-22gpio: sch: changed every 'unsigned' to 'unsigned int'Abanoub Sameh1-11/+11
2020-07-22gpio: ich: changed every 'unsigned' to 'unsigned int'Abanoub Sameh1-13/+13
2020-07-22gpio: wcove: Use irqchip templateLinus Walleij1-14/+16
2020-07-22gpio: crystalcove: Use irqchip templateLinus Walleij1-9/+15
2020-07-22spi: ppc4xx: Convert to use GPIO descriptorsLinus Walleij1-4/+6
2020-07-21gpio: crystalcove: changed every 'unsigned' to 'unsigned int'Abanoub Sameh1-5/+5
2020-07-21gpio: pch: Add a blank line between declaration and codeAbanoub Sameh1-0/+1
2020-07-21gpio: pch: changed every 'unsigned' to 'unsigned int'Abanoub Sameh1-5/+5
2020-07-20gpio: pca953x: Use irqchip templateLinus Walleij1-12/+13
2020-07-20gpio: omap: handle pin config bias flagsDrew Fustini1-5/+11
2020-07-20gpio: pcf857x: Use irqchip templateLinus Walleij1-23/+24
2020-07-20gpio: adp5588: Use irqchip templateLinus Walleij1-15/+24
2020-07-20gpio: adnp: Use irqchip templateLinus Walleij1-47/+48
2020-07-20gpio: stmpe: Use irqchip templateLinus Walleij1-13/+11
2020-07-20gpio: tc35892: Use irqchip templateLinus Walleij1-15/+11
2020-07-17gpio: max77620: Use helper variable and clarifyLinus Walleij1-5/+11
2020-07-16gpio: mmio: replace open-coded for_each_set_bit()Andy Shevchenko1-13/+7
2020-07-16gpio: pca9570: add GPO driver for PCA9570Sungbo Eo3-0/+155
2020-07-16gpio: max77620: Initialize hardware state of interruptsDmitry Osipenko1-0/+25
2020-07-16gpio: max77620: Use irqchip templateDmitry Osipenko1-8/+6
2020-07-16gpio: max77620: Don't shadow error code of platform_get_irq()Dmitry Osipenko1-4/+6
2020-07-16gpio: max77620: Don't set of_nodeDmitry Osipenko1-4/+1
2020-07-16gpio: max77620: Fix missing release of interruptDmitry Osipenko1-2/+3
2020-07-16gpio: max77620: Replace 8 with MAX77620_GPIO_NRDmitry Osipenko1-3/+3
2020-07-12gpiolib: cdev: refactor lineevent cleanup into lineevent_freeKent Gibson1-23/+21
2020-07-12gpiolib: cdev: refactor linehandle cleanup into linehandle_freeKent Gibson1-20/+19
2020-07-12gpiolib: cdev: remove recalculation of offsetKent Gibson1-13/+7
2020-07-12gpiolib: cdev: fix minor race in GET_LINEINFO_WATCHKent Gibson1-5/+5
2020-07-12gpiolib: cdev: rename priv to cdevKent Gibson1-45/+45
2020-07-12gpiolib: cdev: use blocking notifier call chain instead of atomicKent Gibson3-20/+20
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.