aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-02-11drm/i915: Clamp efficient frequency to valid rangeTom O'Rourke1-1/+4
2015-01-30drm/i915: Handle CHV in vlv_set_rps_idle()Ville Syrjälä1-5/+3
2015-01-27drm/i915: Use intel_gpu_freq() and intel_freq_opcode()Ville Syrjälä1-23/+13
2015-01-27drm/i915: Add intel_gpu_freq() and intel_freq_opcode()Ville Syrjälä1-12/+18
2015-01-27drm/i915: Change VLV WIZ hashing mode to 16x4Ville Syrjälä1-0/+11
2015-01-27drm/i915: Drop some more CHV pre-production workaroundsVille Syrjälä1-5/+1
2015-01-27drm/i915/skl: Gen9 coarse power gatingZhe Wang1-0/+8
2015-01-27drm/i915/skl: Retrieve the frequency limitsDamien Lespiau1-0/+2
2015-01-27drm/i915/skl: add turbo supportJesse Barnes1-0/+30
2015-01-27drm/i915: Rename the forcewake get/put functionsMika Kuoppala1-13/+12
2015-01-27drm/i915: Make intel_crtc->config a pointerAnder Conselvan de Oliveira1-25/+25
2015-01-27drm/i915: Embedded struct drm_crtc_state in intel_crtc_stateAnder Conselvan de Oliveira1-14/+14
2015-01-27drm/i915: Rename struct intel_crtc_config to intel_crtc_stateAnder Conselvan de Oliveira1-1/+1
2015-01-27Revert "Revert "drm/i915/chv: Use timeout mode for RC6 on chv""Ville Syrjälä1-2/+3
2015-01-27drm/i915: Configure GEN6_RP_DOWN_TIMEOUT on CHVVille Syrjälä1-0/+1
2015-01-27drm/i915: Change VLV GEN6_RP_DOWN_TIMEOUT value to decimalVille Syrjälä1-1/+1
2015-01-27drm/i915: Disable RC6 before configuring in on VLV/CHVVille Syrjälä1-0/+6
2015-01-27drm/i915: New offset for reading frequencies on CHV.Deepak S1-7/+47
2015-01-27Merge tag 'drm-intel-next-2015-01-17' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie1-3/+6
2015-01-22Merge remote-tracking branch 'origin/master' into drm-nextDave Airlie1-11/+3
2015-01-13Revert "drm/i915/chv: Use timeout mode for RC6 on chv"Rodrigo Vivi1-3/+2
2015-01-12Merge tag 'topic/i915-hda-componentized-2015-01-12' into drm-intel-next-queuedDaniel Vetter1-12/+22
2015-01-12drm/i915: vlv: sanitize RPS interrupt mask during GPU idlingImre Deak1-1/+2
2015-01-12drm/i915: fix HW lockup due to missing RPS IRQ workaround on GEN6Imre Deak1-10/+1
2015-01-12drm/i915: gen9: fix RPS interrupt routing to CPU vs. GTImre Deak1-1/+1
2015-01-10Merge tag 'drm-intel-next-2014-12-19' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie1-792/+25
2015-01-06drm/i915: Make sample_c messages go faster on Haswell.Kenneth Graunke1-0/+4
2014-12-16drm/i915/chv: Use timeout mode for RC6 on chvDeepak S1-2/+3
2014-12-15drm/i915: sanitize RPS resetting during GPU resetImre Deak1-9/+19
2014-12-15drm/i915/skl: Correcting the flushing of pipeSonika Jindal1-2/+1
2014-12-15drm/i915/skl: Correctly updating sprite wm parameterSonika Jindal1-1/+2
2014-12-10drm/i915: Move FBC stuff to intel_fbc.cRodrigo Vivi1-650/+1
2014-12-10drm/i915/bdw: Fix the write setting up the WIZ hashing modeDamien Lespiau1-3/+3
2014-12-03drm/i915: Convert pxvid to extvid lookup table to a functionMika Kuoppala1-137/+18
2014-11-20drm/i915: remove the IRQs enabled WARN from intel_disable_gt_powersaveImre Deak1-3/+0
2014-11-20drm/i915: vlv: increase timeout when setting idle GPU freqImre Deak1-1/+1
2014-11-20drm/i915: Update ring freq for full gpu freq rangeTom O'Rourke1-2/+2
2014-11-20drm/i915: change initial rps frequency for gen8Tom O'Rourke1-1/+2
2014-11-20drm/i915: Keep min freq above floor on HSW/BDWTom O'Rourke1-1/+2
2014-11-20drm/i915: Use efficient frequency for HSW/BDWTom O'Rourke1-14/+32
2014-11-19Merge tag 'drm-intel-fixes-2014-11-19' into drm-intel-next-queuedDaniel Vetter1-5/+0
2014-11-19drm/i915: disable rps irqs earlier during suspend/unloadImre Deak1-3/+0
2014-11-19drm/i915: sanitize rps irq disablingImre Deak1-8/+9
2014-11-19drm/i915: sanitize rps irq enablingImre Deak1-8/+11
2014-11-19drm/i915: move rps irq disable one level upImre Deak1-6/+8
2014-11-19drm/i915: Extend pcode mailbox interfaceTom O'Rourke1-2/+2
2014-11-17drm/i915: Change CHV SKU400 GPU freq divider to 10Ville Syrjälä1-1/+2
2014-11-17drm/i915: Add missing newline to 'DDR speed' debug messagesVille Syrjälä1-2/+2
2014-11-17drm/i915: Refactor vlv/chv GPU frequency divider setupVille Syrjälä1-69/+35
2014-11-17drm/i915: Improve PCBR debug informationVille Syrjälä1-2/+6
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.