aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-02-09drm/i915: Insert a command barrier on BLT/BSD cache flushesChris Wilson1-4/+19
2015-01-27drm/i915: Change CHV WIZ hashing mode to 16x4Ville Syrjälä1-0/+12
2015-01-27drm/i915: Implement Wa4x4STCOptimizationDisable:chvVille Syrjälä1-0/+4
2015-01-27drm/i915: Rename the forcewake get/put functionsMika Kuoppala1-2/+2
2015-01-27drm/i915: Removed duplicate members from submit_requestNick Hoath1-1/+1
2015-01-17drm/i915: Ensure the HiZ RAW Stall Optimization is on for Cherryview.Kenneth Graunke1-0/+5
2015-01-17drm/i915: Enable the HiZ RAW Stall Optimization on Broadwell.Kenneth Graunke1-0/+10
2015-01-13drm/i915: Improve HiZ throughput on Cherryview.Kenneth Graunke1-0/+3
2015-01-12Merge tag 'topic/i915-hda-componentized-2015-01-12' into drm-intel-next-queuedDaniel Vetter1-10/+17
2014-12-16drm/i915: Force the CS stall for invalidate flushesChris Wilson1-0/+2
2014-12-16drm/i915: Invalidate media caches on gen7Chris Wilson1-0/+1
2014-12-16drm/i915: Warn about missing context state workarounds only onceMichel Thierry1-1/+1
2014-12-10drm/i915/bdw: Add WaForceEnableNonCoherent labelMichel Thierry1-0/+1
2014-12-10drm/i915: Remove '& 0xffff' from the mask given to WA_REG()Damien Lespiau1-2/+2
2014-12-10drm/i915: Invert the mask and val arguments in wa_add() and WA_REG()Damien Lespiau1-9/+9
2014-12-10drm/i915/bdw: Fix the write setting up the WIZ hashing modeDamien Lespiau1-2/+6
2014-12-08drm/i915: Move golden context init into ->init_contextDaniel Vetter1-1/+17
2014-12-06drm/i915: Add unique id to the request structure for debuggingJohn Harrison1-0/+2
2014-12-06drm/i915: Zero fill the request structureJohn Harrison1-1/+1
2014-12-05drm/i915/bdw: Add WaHdcDisableFetchWhenMaskedMichel Thierry1-0/+2
2014-12-03drm/i915: Flatten engine init control flowDaniel Vetter1-23/+22
2014-12-03drm/i915: Only init engines onceDaniel Vetter1-4/+0
2014-12-03drm/i915: Move intel_init_pipe_control out of engine->init_hwDaniel Vetter1-7/+11
2014-12-03drm/i915: s/init()/init_hw()/ in intel_engine_csDaniel Vetter1-6/+6
2014-12-03drm/i915: Consolidate ring freespace calculationsDave Gordon1-20/+22
2014-12-03drm/i915: Make ring freespace calculation more robustDave Gordon1-3/+3
2014-12-03drm/i915: Connect requests to rings at creation not submissionJohn Harrison1-0/+1
2014-12-03drm/i915: Remove obsolete seqno parameter from 'i915_add_request'John Harrison1-1/+1
2014-12-03drm/i915: Convert i915_wait_seqno to i915_wait_requestDaniel Vetter1-8/+6
2014-12-03drm/i915: Remove 'outstanding_lazy_seqno'John Harrison1-25/+27
2014-12-03drm/i915: Add reference count to request structureJohn Harrison1-1/+3
2014-12-03drm/i915: Ensure OLS & PLR are always in syncJohn Harrison1-8/+21
2014-11-19drm/i915: Remove DRI1 ring accessors and APIChris Wilson1-100/+4
2014-11-19drm/i915/bdw: Pin the ringbuffer backing object to GGTT on-demandThomas Daniel1-35/+50
2014-11-14drm/i915: Initialize workarounds in logical ring mode tooMichel Thierry1-2/+3
2014-11-14drm/i915/chv: Add new workarounds for chvArun Siluvery1-0/+10
2014-11-14drm/i915/chv: Combine GEN8_ROW_CHICKEN w/aArun Siluvery1-4/+2
2014-11-14drm/i915/chv: Remove pre-production workaroundsArun Siluvery1-8/+0
2014-11-04drm/i915: Fix null pointer dereference in ring cleanup codeJohn Harrison1-2/+5
2014-11-04Merge tag 'drm-intel-next-2014-10-24' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie1-83/+107
2014-10-28Merge tag 'drm-intel-next-2014-10-03-no-ppgtt' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie1-14/+20
2014-10-24drm/i915: Emit even number of dwords when emitting LRIsArun Siluvery1-2/+3
2014-10-24drm/i915: Build workaround list in ring initializationMika Kuoppala1-80/+104
2014-10-24drm/i915/bdw: Remove BDW preproduction W/As until C stepping.Rodrigo Vivi1-3/+2
2014-10-21Merge branch 'drm-intel-next-fixes' into drm-intel-nextDaniel Vetter1-13/+2
2014-10-14Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds1-41/+215
2014-09-30Merge branch 'topic/skl-stage1' into drm-intel-next-queuedDaniel Vetter1-1/+1
2014-09-30drm/i915/bdw: WaDisableFenceDestinationToSLMRodrigo Vivi1-1/+5
2014-09-29drm/i915: Minimize the huge amount of unecessary fbc sw cache clean.Rodrigo Vivi1-2/+7
2014-09-24drm/i915/skl: don't set the AsyncFlip performance mode for Gen9+Imre Deak1-1/+1
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.