aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ringbuffer.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2011-09-21drm/i915: Dumb down the semaphore logicBen Widawsky1-3/+5
2011-09-19Drivers: i915: Fix all space related issues.Akshay Joshi1-4/+4
2011-07-12drm/i915/ringbuffer: Idling requires waiting for the ring to be emptyChris Wilson1-1/+1
2011-05-10drm/i915: proper use of forcewakeBen Widawsky1-16/+13
2011-05-10drm/1915: ringbuffer wait for idle functionBen Widawsky1-0/+6
2011-03-07Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-6/+7
2011-03-06drm/i915: Do not overflow the MMADDR write FIFOChris Wilson1-6/+7
2011-02-07drm/i915: Refine tracepointsChris Wilson1-0/+7
2011-01-24Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-1/+3
2011-01-20drm/i915/ringbuffer: Fix use of stale HEAD position whilst polling for spaceChris Wilson1-1/+0
2011-01-20drm/i915: Initialise ring vfuncs for old DRI pathsChris Wilson1-0/+3
2011-01-19drm/i915: Trivial sparse fixesChris Wilson1-1/+21
2011-01-11drm/i915: Make the ring IMR handling privateChris Wilson1-0/+1
2011-01-11drm/i915/ringbuffer: Simplify the ring irq refcountingChris Wilson1-1/+1
2011-01-11drm/i915/debugfs: Show the per-ring IMRChris Wilson1-12/+13
2011-01-11drm/i915: Mask USER interrupts on gen6 (until required)Chris Wilson1-0/+3
2011-01-11drm/i915: Handle ringbuffer stalls when flushingChris Wilson1-3/+3
2011-01-11drm/i915: Workaround erratum on i830 for TAIL pointer within last 2 cachelinesChris Wilson1-0/+1
2010-12-14drm/i915/ringbuffer: Make IRQ refcnting atomicChris Wilson1-2/+2
2010-12-09Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-2/+3
2010-12-09drm/i915/ringbuffer: Handle wrapping of the autoreported HEADChris Wilson1-2/+3
2010-12-05drm/i915: Implement GPU semaphores for inter-ring synchronisation on SNBChris Wilson1-4/+37
2010-11-30drm/i915/ringbuffer: Handle cliprects in the callerChris Wilson1-3/+1
2010-11-23drm/i915: Use drm_i915_gem_object as the preferred typeChris Wilson1-2/+2
2010-11-11drm/i915/ringbuffer: set FORCE_WAKE bit before reading ring registerZou Nan hai1-4/+9
2010-11-10drm/i915: Only add the lazy request if we end up waiting for it.Chris Wilson1-1/+1
2010-11-02drm/i915: SNB BLT workaroundChris Wilson1-0/+3
2010-11-02drm/i915: SNB BLT workaroundZou Nan hai1-0/+3
2010-10-27drm/i915: Propagate error from failing to queue a requestChris Wilson1-2/+2
2010-10-27drm/i915: Remove the confusing global waiting/irq seqnoChris Wilson1-2/+2
2010-10-27drm/i915/debugfs: Include info for the other ringsChris Wilson1-1/+1
2010-10-27drm/i915: Propagate errors from writing to ringbufferChris Wilson1-2/+2
2010-10-27drm/i915/ringbuffer: Drop the redundant dev from the vfunc interfaceChris Wilson1-48/+28
2010-10-24drm/i915: Move gpu_write_list to per-ringChris Wilson1-0/+9
2010-10-22drm/i915/ringbuffer: Write the value passed in to the tail registerChris Wilson1-3/+3
2010-10-21drm/i915: Enable SandyBridge blitter ringChris Wilson1-0/+2
2010-10-21drm/i915/ringbuffer: Remove broken intel_fill_struct()Chris Wilson1-4/+0
2010-09-28Revert "drm/i915: Drop ring->lazy_request"Chris Wilson1-0/+5
2010-09-25drm/i915: kill ring->setup_status_pageDaniel Vetter1-2/+2
2010-09-25drm/i915: kill ring->get_active_headDaniel Vetter1-2/+3
2010-09-24drm/i915: Only hold a process-local lock whilst throttling.Chris Wilson1-3/+2
2010-09-24drm/i915/ringbuffer: Fix sign of ring space.Chris Wilson1-1/+1
2010-09-22drm/i915: Drop ring->lazy_requestChris Wilson1-5/+0
2010-09-21drm/i915/ringbuffer: whitespace cleanupChris Wilson1-6/+4
2010-09-21drm/i915: drop alignment ringbuffer parameterDaniel Vetter1-1/+0
2010-09-21drm/i915: use new macros to access the ring ctl registerDaniel Vetter1-3/+2
2010-09-21drm/i915: use new macros to access the ring head registerDaniel Vetter1-3/+2
2010-09-21drm/i915: use new macros to access the ring start registerDaniel Vetter1-1/+2
2010-09-21drm/i915: use new macros to access the ring tail registerDaniel Vetter1-4/+5
2010-09-21drm/i915: add relative ring register macrosDaniel Vetter1-0/+1
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.