aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/infiniband/hw/cxgb4/t4.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-12-27Merge branch 'from-rc' of git://git.kernel.org/pub/scm/linux/kernel/git/rdma/rdma.gitJason Gunthorpe1-0/+6
2017-12-21iw_cxgb4: reflect the original WR opcode in drain cqesSteve Wise1-0/+6
2017-12-13infiniband: cxgb4: use ktime_get for timestampsArnd Bergmann1-2/+2
2017-11-13iw_cxgb4: remove BUG_ON() usage.Steve Wise1-5/+2
2017-10-25RDMA/cxgb4: Declare stag as __be32Leon Romanovsky1-1/+1
2017-09-27iw_cxgb4: change pr_debug to appropriate log levelBharat Potnuri1-4/+4
2017-09-27iw_cxgb4: Remove __func__ parameter from pr_debug()Bharat Potnuri1-8/+4
2017-04-20cxgb4: Convert PDBG to pr_debugJoe Perches1-10/+12
2017-04-20cxgb4: Use more common logging styleJoe Perches1-1/+1
2017-01-10iw_cxgb4: refactor sq/rq drain logicSteve Wise1-0/+2
2016-10-09Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dledford/rdmaLinus Torvalds1-1/+3
2016-10-07iw_cxgb4: add fast-path for small REG_MR operationsSteve Wise1-1/+3
2016-08-23iw_cxgb4: Fix cxgb4 arm CQ logic w/IB_CQ_REPORT_MISSED_EVENTSBharat Potnuri1-0/+5
2015-12-24iw_cxgb4: Pass qid range to user space driverHariprasad S1-0/+7
2015-10-21iw_cxgb4: Adds support for T6 adapterHariprasad S1-3/+2
2015-06-11iw_cxgb4: support for bar2 qid densities exceeding the page sizeHariprasad S1-21/+39
2015-05-05iw_cxgb4: use BAR2 GTS register for T5 kernel mode CQsHariprasad S1-3/+4
2015-01-16iw_cxgb4: Cleanup register defines/MACROS defined in t4.hHariprasad Shenai1-50/+50
2015-01-05RDMA/cxgb4/cxgb4vf/csiostor: Cleanup SGE register definesHariprasad Shenai1-13/+13
2014-08-14Merge tag 'rdma-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/roland/infinibandLinus Torvalds1-0/+11
2014-08-01RDMA/cxgb4: Only call CQ completion handler if it is armedSteve Wise1-0/+11
2014-07-21iw_cxgb4: Don't limit TPTE count to 32KBHariprasad Shenai1-1/+0
2014-07-21iw_cxgb4: advertise the correct device max attributesHariprasad Shenai1-2/+0
2014-07-15cxgb4/iw_cxgb4: work request logging featureHariprasad Shenai1-0/+4
2014-07-15cxgb4/iw_cxgb4: display TPTE on errorsHariprasad Shenai1-2/+2
2014-07-15iw_cxgb4: Detect Ing. Padding Boundary at run-timeHariprasad Shenai1-8/+0
2014-06-10iw_cxgb4: Allocate and use IQs specifically for indirect interruptsHariprasad Shenai1-0/+1
2014-04-11RDMA/cxgb4: Max fastreg depth depends on DSGL supportSteve Wise1-1/+8
2014-04-11RDMA/cxgb4: rmb() after reading valid gen bitSteve Wise1-0/+3
2014-04-11RDMA/cxgb4: Use the BAR2/WC path for kernel QPs and T5 devicesSteve Wise1-4/+56
2014-03-14cxgb4/iw_cxgb4: Doorbell Drop Avoidance Bug FixesSteve Wise1-0/+6
2013-08-13RDMA/cxgb4: Advertise ~0ULL as max MR sizeSteve Wise1-1/+1
2013-08-13RDMA/cxgb4: Always do GTS write if cidx_inc == CIDXINC_MASKSteve Wise1-1/+1
2013-08-13RDMA/cxgb4: Fix QP flush logicSteve Wise1-3/+22
2013-03-14RDMA/cxgb4: Use DSGLs for fastreg and adapter memory writes for T5.Vipul Pandya1-1/+1
2013-03-14RDMA/cxgb4: Add Support for Chelsio T5 adapterVipul Pandya1-9/+0
2012-05-18RDMA/cxgb4: DB Drop Recovery for RDMA and LLD queuesVipul Pandya1-0/+24
2011-04-27cxgb4: use pgprot_writecombine() on powerpcNishanth Aravamudan1-4/+1
2011-03-14RDMA/cxgb4: Do CIDX_INC updates every 1/16 CQ depth CQE reapsSteve Wise1-1/+7
2010-09-28RDMA/cxgb4: Fastreg NSMR fixesSteve Wise1-2/+2
2010-09-28RDMA/cxgb4: Support on-chip SQsSteve Wise1-5/+35
2010-08-07RDMA/cxgb4: Obtain RDMA QID ranges from LLD/FWSteve Wise1-2/+0
2010-07-21RDMA/cxgb4: Support variable sized work requestsSteve Wise1-17/+15
2010-07-06RDMA/cxgb4: Use the DMA state API instead of the pci equivalentsFUJITA Tomonori1-3/+3
2010-05-24RDMA/cxgb4: Update some HW limitsSteve Wise1-8/+9
2010-05-24RDMA/cxgb4: Fix overflow bug in CQ armSteve Wise1-19/+12
2010-05-24RDMA/cxgb4: Optimize CQ overflow detectionSteve Wise1-12/+16
2010-05-05MAINTAINERS: Add cxgb4 and iw_cxgb4 entriesRoland Dreier1-9/+23
2010-04-21RDMA/cxgb4: Add driver for Chelsio T4 RNICSteve Wise1-0/+536
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.