aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/mv88e6xxx/port.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-06-07Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller1-5/+1
2019-06-04net: dsa: mv88e6xxx: add support for mv88e6250Rasmus Villemoes1-0/+1
2019-06-04net: dsa: mv88e6xxx: implement port_link_state for mv88e6250Rasmus Villemoes1-0/+12
2019-06-04net: dsa: mv88e6xxx: implement port_set_speed for mv88e6250Rasmus Villemoes1-0/+1
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner1-5/+1
2019-03-27net: dsa: mv88e6xxx: remove unneeded cmode initializationHeiner Kallweit1-1/+0
2019-03-08net: dsa: mv88e6xxx: Set correct interface mode for CPU/DSA portsAndrew Lunn1-0/+4
2019-03-01net: dsa: mv88e6xxx: prevent interrupt storm caused by mv88e6390x_port_set_cmodeHeiner Kallweit1-0/+1
2019-01-10net: dsa: mv88x6xxx: mv88e6390 errataAndrew Lunn1-0/+10
2018-11-11net: dsa: mv88e6xxx: Differentiate between 6390 and 6390X cmodesAndrew Lunn1-0/+2
2018-10-17net: dsa: mv88e6xxx: Fix 88E6141/6341 2500mbps SERDES speedMarek Behún1-0/+1
2018-08-09net: dsa: mv88e6xxx: Cache the port cmodeAndrew Lunn1-1/+2
2018-08-09net: dsa: mv88e6xxx: add phylink supportRussell King1-1/+17
2018-08-09net: dsa: mv88e6xxx: Add support to enabling pauseAndrew Lunn1-0/+2
2018-05-11net: dsa: mv88e6xxx: add PHYLINK supportRussell King1-0/+3
2017-08-01net: dsa: mv88e6xxx: remove EEE supportVivien Didelot1-3/+0
2017-07-18net: dsa: mv88e6xxx: add Energy Detect opsVivien Didelot1-0/+3
2017-07-18net: dsa: mv88e6xxx: remove LED control registerVivien Didelot1-3/+0
2017-06-20net: dsa: mv88e6xxx: better IEEE Prio Mapping Table descriptionVivien Didelot1-1/+3
2017-06-13net: dsa: mv88e6xxx: prefix remaining port macrosVivien Didelot1-8/+27
2017-06-13net: dsa: mv88e6xxx: prefix Port IEEE Priority mapping macrosVivien Didelot1-12/+18
2017-06-13net: dsa: mv88e6xxx: prefix Port Association Vector macrosVivien Didelot1-6/+8
2017-06-13net: dsa: mv88e6xxx: prefix Port Egress Rate Control macrosVivien Didelot1-2/+6
2017-06-13net: dsa: mv88e6xxx: prefix Port Control 2 macrosVivien Didelot1-21/+23
2017-06-13net: dsa: mv88e6xxx: prefix Port Default VLAN macrosVivien Didelot1-2/+4
2017-06-13net: dsa: mv88e6xxx: prefix Port Based VLAN macrosVivien Didelot1-2/+4
2017-06-13net: dsa: mv88e6xxx: prefix Port Control 1 macrosVivien Didelot1-3/+5
2017-06-13net: dsa: mv88e6xxx: prefix Port Control macrosVivien Didelot1-32/+34
2017-06-13net: dsa: mv88e6xxx: prefix Port Switch ID macrosVivien Didelot1-27/+31
2017-06-13net: dsa: mv88e6xxx: prefix Port Jamming macrosVivien Didelot1-3/+13
2017-06-13net: dsa: mv88e6xxx: prefix Port MAC Control macrosVivien Didelot1-19/+21
2017-06-13net: dsa: mv88e6xxx: prefix Port Status macrosVivien Didelot1-23/+25
2017-06-09net: dsa: mv88e6xxx: rework jumbo size operationVivien Didelot1-1/+3
2017-06-09net: dsa: mv88e6xxx: rework pause limit operationVivien Didelot1-2/+4
2017-06-09net: dsa: mv88e6xxx: add egress mode enumerationVivien Didelot1-1/+1
2017-06-04net: dsa: mv88e6xxx: move the Port macrosVivien Didelot1-0/+160
2017-06-04net: dsa: mv88e6xxx: rename chip headerVivien Didelot1-1/+1
2017-03-28net: dsa: fix copyright holderVivien Didelot1-1/+2
2017-03-12net: dsa: mv88e6xxx: add port priority override opVivien Didelot1-0/+1
2017-03-12net: dsa: mv88e6xxx: add port ATU learn limit opVivien Didelot1-0/+3
2017-03-12net: dsa: mv88e6xxx: fix port egress flooding modeVivien Didelot1-6/+4
2017-03-12net: dsa: mv88e6xxx: setup message portsVivien Didelot1-0/+2
2017-02-07net: dsa: mv88e6xxx: Refactor remaining port setupAndrew Lunn1-1/+5
2017-02-07net: dsa: mv88e6xxx: Set the CMODE for mv88e6390 ports 9 & 10Andrew Lunn1-0/+3
2016-12-03net: dsa: mv88e6xxx: Implement mv88e6390 pause controlAndrew Lunn1-0/+1
2016-12-03net: dsa: mv88e6xxx: Refactor pause configurationAndrew Lunn1-0/+1
2016-12-03net: dsa: mv88e6xxx: Refactor egress rate limitingAndrew Lunn1-0/+2
2016-12-03net: dsa: mv88e6xxx: Refactor setting of jumbo framesAndrew Lunn1-1/+1
2016-12-03net: dsa: mv88e6xxx: Refactor CPU and DSA port setupAndrew Lunn1-0/+13
2016-12-03net: dsa: mv88e6xxx: Implement mv88e6390 tag remapAndrew Lunn1-0/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.