aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pci/controller/dwc/pcie-designware-host.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-10-12PCI: dwc: Perform host_init() before registering msiBjorn Andersson1-9/+10
2021-08-02PCI: Bulk conversion to generic_handle_domain_irq()Marc Zyngier1-5/+4
2021-04-29PCI: dwc: Move iATU detection earlierHou Zhiqiang1-0/+1
2021-04-29PCI: dwc: Move dw_pcie_msi_init() to dw_pcie_setup_rc()Jisheng Zhang1-1/+2
2021-02-24Merge branch 'remotes/lorenzo/pci/misc'Bjorn Helgaas1-4/+2
2021-02-24PCI: dwc: Don't assume the ops in dw_pcie always existJisheng Zhang1-1/+1
2021-02-24PCI: dwc: Drop support for config space in 'ranges'Rob Herring1-33/+12
2021-01-18PCI: dwc: Remove IRQ handler and data in one goMartin Kaiser1-4/+2
2020-12-25PCI: dwc: Fix inverted condition of DMA mask setup warningAlexander Lobakin1-6/+2
2020-12-10PCI: dwc: Set 32-bit DMA mask for MSI target address allocationVidya Sagar1-0/+8
2020-11-19PCI: dwc: Detect number of iATU windowsRob Herring1-9/+5
2020-11-19PCI: dwc: Move dw_pcie_setup_rc() to DWC common codeRob Herring1-0/+1
2020-11-19PCI: dwc: Move dw_pcie_msi_init() into coreRob Herring1-4/+5
2020-11-19PCI: dwc: Move link handling into common codeRob Herring1-0/+9
2020-11-19PCI: dwc: Rework MSI initializationRob Herring1-8/+12
2020-11-19PCI: dwc: Move MSI interrupt setup into DWC common codeRob Herring1-1/+10
2020-11-19PCI: dwc: Drop the .set_num_vectors() host opRob Herring1-15/+4
2020-11-19PCI: dwc: Ensure all outbound ATU windows are resetRob Herring1-0/+5
2020-11-19PCI: dwc: Move "dbi", "dbi2", and "addr_space" resource setup into common codeRob Herring1-0/+7
2020-11-18PCI: dwc: Support multiple ATU memory regionsRob Herring1-22/+32
2020-11-04PCI: dwc: Restore ATU memory resource setup to use last entryRob Herring1-2/+6
2020-10-20PCI: dwc: Add link up check in dw_child_pcie_ops.map_bus()Hou Zhiqiang1-0/+11
2020-10-13PCI: dwc: Fix MSI page leakage in suspend/resumeJisheng Zhang1-15/+18
2020-10-13PCI: dwc: Skip PCIE_MSI_INTR0* programming if MSI is disabledJisheng Zhang1-1/+1
2020-09-10PCI: dwc: Centralize link gen settingRob Herring1-0/+3
2020-09-08PCI: dwc: Check CONFIG_PCI_MSI inside dw_pcie_msi_init()Rob Herring1-0/+3
2020-09-08PCI: dwc: Simplify config space handlingRob Herring1-43/+20
2020-09-08PCI: dwc: Remove storing of PCI resourcesRob Herring1-18/+9
2020-09-08PCI: dwc: Remove root_bus pointerRob Herring1-2/+2
2020-09-08PCI: dwc: Convert to use pci_host_probe()Rob Herring1-18/+3
2020-09-08PCI: dwc: Use generic config accessorsRob Herring1-82/+37
2020-09-08PCI: dwc: Remove dwc specific config accessor opsRob Herring1-14/+0
2020-09-08PCI: dwc: Add a default pci_ops.map_bus for root portRob Herring1-0/+12
2020-09-07PCI: dwc: Allow overriding bridge pci_opsRob Herring1-5/+10
2020-09-07PCI: dwc: Use DBI accessors instead of own config accessorsRob Herring1-36/+19
2020-08-05Merge branch 'pci/host-probe-refactor'Bjorn Helgaas1-19/+6
2020-08-04PCI: Set bridge map_irq and swizzle_irq to default functionsRob Herring1-2/+0
2020-08-04PCI: Move DT resource setup into devm_pci_alloc_host_bridge()Rob Herring1-5/+0
2020-07-23PCI: Move setting pci_host_bridge.busnr out of host driversRob Herring1-1/+0
2020-07-23PCI: designware: Use pci_is_root_bus() to check if bus is root busRob Herring1-11/+7
2020-07-23PCI: Set default bridge parent deviceRob Herring1-1/+0
2020-06-30PCI: Replace http:// links with https://Alexander A. Klimov1-1/+1
2020-05-22PCI: dwc: Use private data pointer of "struct irq_domain" to get pcie_portKishon Vijay Abraham I1-1/+1
2020-05-22PCI: dwc: Fix inner MSI IRQ domain registrationMarc Zyngier1-0/+2
2019-11-28Merge branch 'remotes/lorenzo/pci/mmio-dma-ranges'Bjorn Helgaas1-20/+9
2019-11-28Merge branch 'remotes/lorenzo/pci/dwc'Bjorn Helgaas1-5/+6
2019-11-21PCI: Remove unused includes and superfluous struct declarationKrzysztof Wilczynski1-0/+1
2019-11-20PCI: of: Add inbound resource parsing to helpersRob Herring1-1/+2
2019-10-29PCI: dwc: Use pci_parse_request_of_pci_ranges()Rob Herring1-20/+8
2019-10-15PCI: dwc: Fix find_next_bit() usageNiklas Cassel1-5/+6
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.