| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2018-01-16 | soc: xilinx: xlnx_vcu: Use bitwise & rather than logical && on clkoutdiv |   Gustavo A. R. Silva | 1 | -1/+1 |
| 2018-01-08 | soc: xilinx: xlnx_vcu: Add Xilinx ZYNQMP VCU logicoreIP init driver |   Dhaval Shah | 1 | -0/+630 |
 |
index : linux-dev | |
| Linux kernel development work - see feature branches | Jason A. Donenfeld |
| aboutsummaryrefslogtreecommitdiffstats |