aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/spi (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-10-24Merge tag 'armsoc-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/socLinus Torvalds6-162/+46
2020-10-15Merge tag 'sound-5.10-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/tiwai/soundLinus Torvalds1-1/+0
2020-10-09Merge remote-tracking branch 'spi/for-5.10' into spi-nextMark Brown43-1148/+2680
2020-10-09Merge remote-tracking branch 'spi/for-5.9' into spi-linusMark Brown2-3/+7
2020-10-09spi: cadence: Add SPI transfer delaysDaniel Mack1-1/+1
2020-10-09Merge remote-tracking branch 'asoc/for-5.10' into asoc-nextMark Brown1-1/+0
2020-10-08spi: dw: Add Baikal-T1 SPI Controller glue driverSerge Semin3-0/+368
2020-10-08spi: dw: Add poll-based SPI transfers supportSerge Semin1-1/+39
2020-10-08spi: dw: Introduce max mem-ops SPI bus frequency settingSerge Semin2-1/+4
2020-10-08spi: dw: Add memory operations supportSerge Semin3-0/+315
2020-10-08spi: dw: Add generic DW SSI status-check methodSerge Semin3-18/+37
2020-10-08spi: dw: Move num-of retries parameter to the header fileSerge Semin2-3/+4
2020-10-08spi: dw: Explicitly de-assert CS on SPI transfer completionSerge Semin1-1/+1
2020-10-08spi: dw: De-assert chip-select on resetSerge Semin1-3/+4
2020-10-08spi: dw: Discard chip enabling on DMA setup errorSerge Semin1-3/+1
2020-10-08spi: dw: Unmask IRQs after enabling the chipSerge Semin1-2/+2
2020-10-08spi: dw: Perform IRQ setup in a dedicated functionSerge Semin1-18/+23
2020-10-08spi: dw: Refactor IRQ-based SPI transfer procedureSerge Semin1-9/+24
2020-10-08spi: dw: Refactor data IO procedureSerge Semin2-23/+19
2020-10-08spi: dw: Add DW SPI controller config structureSerge Semin2-12/+27
2020-10-08spi: dw: Update Rx sample delay in the config functionSerge Semin1-7/+6
2020-10-08spi: dw: Simplify the SPI bus speed config procedureSerge Semin1-13/+10
2020-10-08spi: dw: Update SPI bus speed in a config functionSerge Semin1-14/+14
2020-10-08spi: dw: Detach SPI device specific CR0 config methodSerge Semin1-13/+30
2020-10-08spi: dw: Add DWC SSI capabilitySerge Semin4-75/+40
2020-10-08spi: dw: Use an explicit set_cs assignmentSerge Semin1-4/+4
2020-10-06Merge tag 'v5.9-rc5' into asoc-5.10Mark Brown7-13/+33
2020-10-06spi: spi-mtk-nor: Add power management supportIkjoon Jang1-22/+76
2020-10-06spi: spi-mtk-nor: support 36bit dma addressingIkjoon Jang1-1/+20
2020-10-06spi: spi-mtk-nor: use dma_alloc_coherent() for bounce bufferIkjoon Jang1-42/+52
2020-10-05spi: imx: Fix freeing of DMA channels if spi_bitbang_start() failsMarek Vasut1-1/+4
2020-10-02spi: spi-s3c64xx: Turn on interrupts upon resumeŁukasz Stelmach1-0/+4
2020-10-02spi: spi-s3c64xx: Increase transfer timeoutŁukasz Stelmach1-1/+2
2020-10-02spi: spi-s3c64xx: Ensure cur_speed holds actual clock valueŁukasz Stelmach1-0/+1
2020-10-02spi: spi-s3c64xx: Fix doc comment for struct s3c64xx_spi_driver_dataŁukasz Stelmach1-4/+1
2020-10-02spi: spi-s3c64xx: Rename S3C64XX_SPI_SLAVE_* to S3C64XX_SPI_CS_*Łukasz Stelmach1-13/+13
2020-10-02spi: spi-s3c64xx: Report more information when errors occurŁukasz Stelmach1-4/+15
2020-10-02spi: spi-s3c64xx: Check return valuesŁukasz Stelmach1-9/+41
2020-10-02spi: spi-s3s64xx: Add S3C64XX_SPI_QUIRK_CS_AUTO for Exynos3250Łukasz Stelmach1-0/+1
2020-10-02spi: spi-s3c64xx: swap s3c64xx_spi_set_cs() and s3c64xx_enable_datapath()Łukasz Stelmach1-2/+2
2020-10-01Merge series "spi: spi-mtk-nor: make use of full capability of program mode" from Chuanhong Guo <gch981213@gmail.com>:Mark Brown1-21/+158
2020-10-01spi: spi-stm32: remove redundant irqsave and irqrestore in hardIRQBarry Song1-5/+4
2020-10-01spi: spi-tegra20-sflash: remove redundant irqsave and irqrestore in hardIRQBarry Song1-3/+2
2020-10-01spi: atmel: Exposing effective spi speedThomas Kopp1-0/+1
2020-10-01spi: spi-mtk-nor: fix op checks in supports_opChuanhong Guo1-12/+9
2020-10-01spi: spi-mtk-nor: add helper for checking prg mode opsChuanhong Guo1-7/+69
2020-10-01spi: spi-mtk-nor: make use of full capability of prg modeChuanhong Guo1-2/+80
2020-09-30spi: atmel: remove unnecessary includeAlexandre Belloni1-1/+0
2020-09-29Merge series "spi: dw: Add full Baikal-T1 SPI Controllers support" from Serge Semin <Sergey.Semin@baikalelectronics.ru>:Mark Brown3-65/+42
2020-09-29spi: spi-dw: Remove extraneous lockingSerge Semin2-13/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.