| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | fpga: e320 Change MIG arbitration to RD_PRI_REG |   Wade Fife | 2022-11-08 | 1 | -1/+1 |
| * | fpga: e320: Upgrade to Vivado 2021.1 |   Sam O'Brien | 2022-08-25 | 9 | -242/+643 |
| * | fpga: Update makefiles to allow parallel FPGA builds | Wade Fife | 2022-08-16 | 11 | -18/+59 |
| * | fpga: e320: Update AXI interconnect address range | Wade Fife | 2020-08-28 | 2 | -2195/+1373 |
| * | e320: Swap out liberio for internal Ethernet |   Alex Williams | 2020-07-16 | 1 | -92/+361 |
| * | Merge FPGA repository back into UHD repository |   Martin Braun | 2020-01-28 | 40 | -0/+47481 |
 |
index : uhd | |
| USRP hardware driver | Ettus Research |
| aboutsummaryrefslogtreecommitdiffstats |