blob: d8ee3955b65d50ed151b0a3f2acfe9f3f0b4ad25 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
#
# Copyright 2022 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
# Description:
#
# This pipeline is used to build FPGAs and run testbenches for PRs.
#
# See https://aka.ms/yaml for pipeline YAML documentation.
#
parameters:
- name: run_testbenches
type: boolean
displayName: Run Testbenches
default: true
- name: clean_ip_build
type: boolean
displayName: Clean IP Build
default: false
- name: num_ip_jobs
type: number
default: 5
displayName: Number of parallel IP jobs
- name: package_and_publish_images
type: boolean
displayName: Package & Publish Images
default: true
- name: package_access
type: string
values:
- 'Internal'
- 'files.ettus.com (Public)'
displayName: Published Package Access
default: 'Internal'
- name: build_x410
type: boolean
displayName: Build X410
default: true
- name: build_x440
type: boolean
displayName: Build X440
default: true
- name: x410_targets_matrix
type: object
displayName: X410 Targets
default:
X410_XG_100:
target_name: X410_XG_100
timeout: 720
max_attempts: 2
X410_UC_200:
target_name: X410_UC_200
timeout: 720
max_attempts: 2
X410_X4_200:
target_name: X410_X4_200
timeout: 720
max_attempts: 2
X410_CG_400:
target_name: X410_CG_400
timeout: 720
max_attempts: 2
- name: x440_targets_matrix
type: object
displayName: X440 Targets
default:
X440_CG_1600:
target_name: X440_CG_1600
timeout: 720
max_attempts: 2
X440_CG_400:
target_name: X440_CG_400
timeout: 720
max_attempts: 2
X440_X4_1600:
target_name: X440_X4_1600
timeout: 720
max_attempts: 2
X440_X4_400:
target_name: X440_X4_400
timeout: 720
max_attempts: 2
X440_X4_200:
target_name: X440_X4_200
timeout: 720
max_attempts: 2
trigger: none
pr:
branches:
include:
- master
paths:
include:
- fpga/usrp3/lib
- fpga/usrp3/top/x400
- fpga/.ci
schedules:
- cron: "0 18 * * Sun"
displayName: Weekly FPGA PR Build master branch
branches:
include:
- master
always: true
extends:
template: templates/stages-fpga-pipeline.yml
parameters:
run_testbenches: ${{ parameters.run_testbenches }}
clean_ip_build: ${{ parameters.clean_ip_build }}
publish_int_files: true
package_and_publish_images: ${{ parameters.package_and_publish_images }}
package_access: ${{ parameters.package_access }}
build_x410: ${{ parameters.build_x410 }}
build_x440: ${{ parameters.build_x440 }}
x410_targets_matrix: ${{ parameters.x410_targets_matrix }}
x440_targets_matrix: ${{ parameters.x440_targets_matrix }}
|
