aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/scripts/gdb/linux/utils.py
diff options
context:
space:
mode:
authorMiquel Raynal <miquel.raynal@bootlin.com>2019-07-31 14:21:24 +0200
committerGregory CLEMENT <gregory.clement@bootlin.com>2019-08-27 16:19:28 +0200
commit01d0deba28f6dc3b31c505dccb9559ee19dfade3 (patch)
treecac4946a85d0031e1f82b5c3678b72e5306eae7c /scripts/gdb/linux/utils.py
parentarm64: dts: marvell: Add 7k/8k per-port PHYs in SATA nodes (diff)
downloadwireguard-linux-01d0deba28f6dc3b31c505dccb9559ee19dfade3.tar.xz
wireguard-linux-01d0deba28f6dc3b31c505dccb9559ee19dfade3.zip
arm64: dts: marvell: Add 7k/8k PHYs in USB3 nodes
Fill-in the missing USB3 phys/phy-names DT properties of Armada 7k/8k based boards. Only update nodes actually enabling USB3 in the default (mainline) configuration. A few USB nodes are enabled but there is only USB2 working on them. Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions