aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorNiklas Söderlund <niklas.soderlund+renesas@ragnatech.se>2023-02-11 15:36:55 +0100
committerGeert Uytterhoeven <geert+renesas@glider.be>2023-03-06 10:42:14 +0100
commit049f39d6d8cdf1ddae0e22021155d3af4e65e18c (patch)
tree5ae1a219a88ab78f6da2f43ff1a8ca03c6b33b7e /scripts/generate_rust_analyzer.py
parentclk: renesas: r8a779g0: Add ISPCS clocks (diff)
downloadwireguard-linux-049f39d6d8cdf1ddae0e22021155d3af4e65e18c.tar.xz
wireguard-linux-049f39d6d8cdf1ddae0e22021155d3af4e65e18c.zip
clk: renesas: r8a779g0: Add VIN clocks
Add the VIN module clocks, which are used by the VIN modules on the Renesas R-Car V4H (R8A779G0) SoC. Signed-off-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20230211143655.3809756-4-niklas.soderlund+renesas@ragnatech.se Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions