diff options
author | 2016-09-21 16:47:59 +0200 | |
---|---|---|
committer | 2016-10-17 15:56:21 +0200 | |
commit | 30ad3cf00e94f4a77775d851de15549099f0224e (patch) | |
tree | aaec19c159e7ff1effcf03876f2caf0ad10ace15 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | clk: renesas: cpg-mssr: Always use readl()/writel() (diff) | |
download | wireguard-linux-30ad3cf00e94f4a77775d851de15549099f0224e.tar.xz wireguard-linux-30ad3cf00e94f4a77775d851de15549099f0224e.zip |
clk: renesas: rcar-gen3-cpg: Always use readl()/writel()
The R-Car Gen3 CPG/MSSR driver uses a mix of clk_readl()/clk_writel()
and readl()/writel() to access the clock registers. Settle on the
generic readl()/writel().
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions