diff options
author | 2025-03-09 04:57:46 -0400 | |
---|---|---|
committer | 2025-03-18 14:03:47 -0400 | |
commit | bed6bc66e84c47079a4e70f22cf1d8b60a998b8b (patch) | |
tree | d9d87f3539dd0bd586cb1c2c7c9b68a49c3e9dee /tools/perf/scripts/python/export-to-postgresql.py | |
parent | drm/amd/display: Use DPM table clk setting for dml2 soc dscclk (diff) | |
download | wireguard-linux-bed6bc66e84c47079a4e70f22cf1d8b60a998b8b.tar.xz wireguard-linux-bed6bc66e84c47079a4e70f22cf1d8b60a998b8b.zip |
drm/amd/display: 3.2.325
This version brings along following fixes:
- Use DPM table clk setting for dml2 soc dscclk
- Update static soc table
- Fix incorrect fw_state address in dmub_srv
- Use HW lock mgr for PSR1 when only one eDP
- Revert "Support for reg inbox0 for host->DMUB CMDs"
- Change notification of link BW allocation
- Fix message for support_edp0_on_dp1
- Guard against setting dispclk low for dcn31x
- Prevent VStartup Overflow
- Check pipe->stream before passing it to a function
Acked-by: Alex Hung <alex.hung@amd.com>
Signed-off-by: Taimur Hassan <Syed.Hassan@amd.com>
Signed-off-by: Alex Hung <alex.hung@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions