aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorOlof Johansson <olof@lixom.net>2016-04-13 15:17:42 -0700
committerOlof Johansson <olof@lixom.net>2016-04-13 15:17:42 -0700
commited53ecbea7949efc6efa6dbb6d96ab805b268977 (patch)
tree4ff6ac6b97dc1fba96b3700442c1d37d0b16b7f0 /tools/perf/scripts/python/export-to-postgresql.py
parentMerge tag 'lpc18xx_dts_for_4.7' of https://github.com/manabian/linux-lpc into next/dt (diff)
parentARM: dts: socfpga: add reset control for USB (diff)
downloadwireguard-linux-ed53ecbea7949efc6efa6dbb6d96ab805b268977.tar.xz
wireguard-linux-ed53ecbea7949efc6efa6dbb6d96ab805b268977.zip
Merge tag 'socfpga_dts_for_v4.7' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into next/dt
SoCFPGA DTS updates for v4.7 - Update SD/MMC node for Arria10 - Update Arria10 with clock and interrupt fields for DMA - Remove 'phy-addr' from stmmac node - Remove ethernet node from Cyclone5 DTSI - Add LEDs/KEYs/SWs support on Sockit - Add L2 and OCRAM EDAC dts entries - Add reset control for USB * tag 'socfpga_dts_for_v4.7' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux: ARM: dts: socfpga: add reset control for USB ARM: dts: socfpga: Add Altera Arria10 OCRAM EDAC devicetree entry ARM: dts: socfpga: Add Altera Arria10 L2 Cache EDAC devicetree entry ARM: dts: socfpga: Add support for HPS KEYs/SWs on SoCKit ARM: dts: socfpga: Add support for HPS LEDs on SoCKit ARM: dts: socfpga: Drop gmac0 from CV dtsi ARM: dts: socfpga: Drop phy-addr OF property from CV dtsi ARM: dts: socfpga: Add missing clock and interrupt fields for Arria10 DMA ARM: dts: socfpga: add the clk-phase property for sd/mmc clock ARM: dts: socfpga: add cap-sd-highspeed for SD/MMC node Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions