aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/riscv/kernel
AgeCommit message (Expand)AuthorFilesLines
2023-08-18kexec: rename ARCH_HAS_KEXEC_PURGATORYEric DeVolder1-2/+2
2023-08-16riscv: kdump: Implement crashkernel=X,[high,low]Chen Jiahao1-0/+5
2023-08-16riscv: kprobes: simulate c.beqz and c.bnezNam Cao3-2/+48
2023-08-16riscv: kprobes: simulate c.jr and c.jalr instructionsNam Cao3-2/+41
2023-08-16riscv: kprobes: simulate c.j instructionNam Cao3-1/+27
2023-08-16riscv: Handle zicsr/zifencei issue between gcc and binutilsMingzheng Xing1-1/+7
2023-08-16riscv: stack: Fixup independent softirq stack for CONFIG_FRAME_POINTER=nGuo Ren1-0/+3
2023-08-16riscv: stack: Fixup independent irq stack for CONFIG_FRAME_POINTER=nGuo Ren1-0/+3
2023-08-16riscv: entry: set a0 = -ENOSYS only when syscall != -1Celeste Liu1-3/+3
2023-08-08riscv: Fix CPU feature detection with SMP disabledSamuel Holland2-5/+5
2023-08-04Merge patch series "RISC-V: Fix a few kexec_file_load(2) failures"Palmer Dabbelt1-1/+2
2023-08-04riscv/kexec: load initrd high in available memoryTorsten Duwe1-1/+1
2023-08-04riscv/kexec: handle R_RISCV_CALL_PLT relocation typeTorsten Duwe1-0/+1
2023-08-02riscv: Export va_kernel_pa_offset in vmcoreinfoSong Shuai1-0/+2
2023-08-02RISC-V: ACPI: Fix acpi_os_ioremap to return iomem addressSunil V L1-2/+2
2023-08-02RISC-V: cpu: refactor deprecated strncpyJustin Stitt1-6/+6
2023-07-25RISC-V: provide Kconfig & commandline options to control parsing "riscv,isa"Conor Dooley2-2/+20
2023-07-25RISC-V: try new extension properties in of_early_processor_hartid()Conor Dooley1-1/+28
2023-07-25RISC-V: enable extension detection from dedicated propertiesConor Dooley1-4/+74
2023-07-25RISC-V: split riscv_fill_hwcap() in 3Conor Dooley1-168/+177
2023-07-25RISC-V: add single letter extensions to riscv_isa_extConor Dooley2-26/+24
2023-07-25RISC-V: repurpose riscv_isa_ext array in riscv_fill_hwcap()Conor Dooley2-23/+12
2023-07-25RISC-V: shunt isa_ext_arr to cpufeature.cConor Dooley2-73/+69
2023-07-25RISC-V: drop a needless check in print_isa_ext()Conor Dooley1-4/+0
2023-07-25RISC-V: don't parse dt/acpi isa string to get rv32/rv64Heiko Stuebner1-12/+9
2023-07-25RISC-V: Provide a more helpful error message on invalid ISA stringsPalmer Dabbelt1-2/+6
2023-07-12RISC-V: Don't include Zicsr or Zifencei in I from ACPIPalmer Dabbelt1-7/+2
2023-07-07Merge tag 'riscv-for-linus-6.5-mw2' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linuxLinus Torvalds7-13/+17
2023-07-05risc-v: Fix order of IPI enablement vs RCU startupMarc Zyngier1-2/+3
2023-07-04RISC-V: drop error print from riscv_hartid_to_cpuid()Conor Dooley1-1/+0
2023-07-04riscv: Discard vector state on syscallsBjörn Töpel1-0/+2
2023-07-04riscv: vdso: include vdso/vsyscall.h for vdso_dataBen Dooks1-0/+1
2023-07-01riscv: vector: clear V-reg in the first-use trapAndy Chiu1-0/+1
2023-07-01riscv: vector: only enable interrupts in the first-use trapAndy Chiu1-1/+7
2023-07-01Merge patch series "riscv: enable HAVE_LD_DEAD_CODE_DATA_ELIMINATION"Palmer Dabbelt2-9/+3
2023-06-30Merge tag 'trace-v6.5' of git://git.kernel.org/pub/scm/linux/kernel/git/trace/linux-traceLinus Torvalds1-6/+1
2023-06-30Merge tag 'riscv-for-linus-6.5-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linuxLinus Torvalds20-130/+1363
2023-06-26Merge tag 'smp-core-2023-06-26' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-7/+7
2023-06-25riscv: enable HAVE_LD_DEAD_CODE_DATA_ELIMINATIONZhangjin Wu1-3/+3
2023-06-25riscv: vmlinux-xip.lds.S: remove .alternative sectionJisheng Zhang1-6/+0
2023-06-23riscv: hibernate: remove WARN_ON in save_processor_stateSong Shuai1-1/+0
2023-06-23Merge patch series "riscv: Add independent irq/softirq stacks support"Palmer Dabbelt2-2/+101
2023-06-23Merge patch series "ISA string parser cleanups"Palmer Dabbelt3-28/+116
2023-06-22riscv: stack: Support HAVE_SOFTIRQ_ON_OWN_STACKGuo Ren1-0/+35
2023-06-22riscv: stack: Support HAVE_IRQ_EXIT_ON_IRQ_STACKGuo Ren2-2/+66
2023-06-22riscv: ftrace: Enable HAVE_FUNCTION_GRAPH_RETVALDonglin Peng1-6/+1
2023-06-21RISC-V: always report presence of extensions formerly part of the base ISAConor Dooley2-0/+21
2023-06-21RISC-V: remove decrement/increment dance in ISA string parserConor Dooley1-8/+6
2023-06-21RISC-V: rework comments in ISA string parserConor Dooley1-11/+59
2023-06-21RISC-V: validate riscv,isa at boot, not during ISA string parsingConor Dooley2-9/+11