aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2025-09-08clk: hisilicon: hi3660-stub: move comma from declaration of DEFINE_CLK_STUB()Brian Masney1-5/+5
2025-09-08clk: hisilicon: clkdivider-hi6220: convert from round_rate() to determine_rate()Brian Masney1-5/+7
2025-09-08clk: highbank: convert from round_rate() to determine_rate()Brian Masney1-11/+15
2025-09-08clk: gemini: convert from round_rate() to determine_rate()Brian Masney1-6/+9
2025-09-08clk: fractional-divider: convert from round_rate() to determine_rate()Brian Masney1-9/+16
2025-09-08clk: ep93xx: convert from round_rate() to determine_rate()Brian Masney1-8/+10
2025-09-08clk: cs2000-cp: convert from round_rate() to determine_rate()Brian Masney1-5/+9
2025-09-08clk: cdce925: convert from round_rate() to determine_rate()Brian Masney1-21/+29
2025-09-08clk: baikal-t1: ccu-pll: convert from round_rate() to determine_rate()Brian Masney1-6/+8
2025-09-08clk: baikal-t1: ccu-div: convert from round_rate() to determine_rate()Brian Masney1-11/+16
2025-09-08clk: at91: usb: convert from round_rate() to determine_rate()Brian Masney1-9/+11
2025-09-08clk: at91: sam9x60-pll: convert from round_rate() to determine_rate()Brian Masney1-11/+18
2025-09-08clk: at91: plldiv: convert from round_rate() to determine_rate()Brian Masney1-11/+23
2025-09-08clk: at91: pll: convert from round_rate() to determine_rate()Brian Masney1-5/+7
2025-09-08clk: at91: h32mx: convert from round_rate() to determine_rate()Brian Masney1-11/+22
2025-09-08clk: at91: audio-pll: convert from round_rate() to determine_rate()Brian Masney1-19/+23
2025-09-08clk: fixed-factor: add determine_rate() opsBrian Masney1-1/+19
2025-09-08clk: at91: peripheral: convert from round_rate() to determine_rate()Brian Masney1-17/+24
2025-09-08clk: at91: peripheral: fix return valueBrian Masney1-2/+5
2025-09-08clk: zynqmp: divider: convert from round_rate() to determine_rate()Brian Masney1-10/+13
2025-09-08clk: x86: cgu: convert from round_rate() to determine_rate()Brian Masney1-15/+20
2025-09-08clk: sophgo: sg2042-pll: remove round_rate() in favor of determine_rate()Brian Masney1-17/+9
2025-09-08clk: sophgo: sg2042-clkgen: convert from round_rate() to determine_rate()Brian Masney1-8/+9
2025-09-08clk: rockchip: half-divider: convert from round_rate() to determine_rate()Brian Masney1-5/+7
2025-09-08clk: nxp: lpc32xx: convert from round_rate() to determine_rate()Brian Masney1-26/+33
2025-09-07clk: samsung: exynos990: Add PERIC0 and PERIC1 clock supportDenzeel Oliva1-0/+1152
2025-09-04clk: amlogic: c3-peripherals: use helper for basic composite clocksJerome Brunet1-966/+63
2025-09-04clk: amlogic: align s4 and c3 pwm clock descriptionsJerome Brunet2-596/+90
2025-09-04clk: amlogic: add composite clock helpersJerome Brunet1-0/+57
2025-09-04clk: amlogic: use the common pclk definitionJerome Brunet4-101/+51
2025-09-04clk: amlogic: introduce a common pclk definitionJerome Brunet7-31/+52
2025-09-04clk: amlogic: pclk explicitly use CLK_IGNORE_UNUSEDJerome Brunet10-444/+504
2025-09-04clk: amlogic: drop CLK_SET_RATE_PARENT from peripheral clocksJerome Brunet1-1/+1
2025-09-04clk: amlogic: move PCLK definition to clkc-utilsJerome Brunet2-20/+21
2025-09-04clk: amlogic: aoclk: use clkc-utils syscon probeJerome Brunet5-31/+33
2025-09-04clk: amlogic: use probe helper in mmio based controllersJerome Brunet7-301/+63
2025-09-04clk: amlogic: add probe helper for mmio based controllersJerome Brunet2-13/+50
2025-09-04clk: amlogic: drop meson-clkceeJerome Brunet9-115/+85
2025-09-04clk: samsung: exynos990: Add missing USB clock registers to HSI0Denzeel Oliva1-0/+2
2025-09-04clk: samsung: exynos990: Add LHS_ACEL gate clock for HSI0 and update CLK_NR_TOPDenzeel Oliva1-1/+5
2025-09-04clk: qcom: gcc: Add support for Global Clock controller found on MSM8937Daniil Titov2-7/+616
2025-09-04clk: qcom: Select the intended config in QCS_DISPCC_615Lukas Bulwahn1-1/+1
2025-09-04clk: qcom: common: Fix NULL vs IS_ERR() check in qcom_cc_icc_register()Dan Carpenter1-2/+2
2025-09-04clk: qcom: alpha-pll: convert from round_rate() to determine_rate()Brian Masney1-59/+77
2025-09-04clk: qcom: milos: Constify 'struct qcom_cc_desc'Krzysztof Kozlowski3-3/+3
2025-09-04clk: renesas: r9a09g077: Add Ethernet Subsystem core and module clocksLad Prabhakar1-1/+13
2025-09-04clk: renesas: rzv2h: Simplify polling condition in __rzv2h_cpg_assert()Tommaso Merciai1-2/+1
2025-09-04clk: renesas: rzv2h: Re-assert reset on deassert timeoutTommaso Merciai1-3/+10
2025-09-04clk: renesas: rzg2l: Re-assert reset on deassert timeoutTommaso Merciai1-2/+8
2025-09-04clk: renesas: rzg2l: Simplify rzg2l_cpg_assert() and rzg2l_cpg_deassert()Tommaso Merciai1-29/+15