aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-05-02drm/msm/dsi: add DSI PHY configuration on SA8775PAyushi Makhija1-0/+27
2025-05-02drm/msm/dsi/phy: add configuration for SAR2130PDmitry Baryshkov1-0/+23
2025-02-26drm/msm/dsi/phy: Define PHY_CMN_CLK_CFG[01] bitfields and simplify savingKrzysztof Kozlowski1-4/+6
2025-02-26drm/msm/dsi/phy: Use dsi_pll_cmn_clk_cfg1_update() when registering PLLKrzysztof Kozlowski1-5/+3
2025-02-26drm/msm/dsi/phy: Program clock inverters in correct registerKrzysztof Kozlowski1-1/+1
2025-02-26drm/msm/dsi/phy: Use the header with clock IDsKrzysztof Kozlowski1-0/+1
2025-02-15drm/msm/dsi/phy: Do not overwite PHY_CMN_CLK_CFG1 when choosing bitclk sourceKrzysztof Kozlowski1-2/+2
2025-02-15drm/msm/dsi/phy: Protect PHY_CMN_CLK_CFG1 against clock driverKrzysztof Kozlowski1-13/+22
2025-02-15drm/msm/dsi/phy: Protect PHY_CMN_CLK_CFG0 updated from driver sideKrzysztof Kozlowski1-2/+12
2024-09-02drm/msm/dsi: correct programming sequence for SM8350 / SM8450Dmitry Baryshkov1-1/+11
2024-06-23drm/msm/dsi: Remove dsi_phy_read/write()Konrad Dybcio1-162/+158
2023-12-10Merge remote-tracking branch 'drm-misc/drm-misc-next' into msm-nextRob Clark1-1/+1
2023-12-05drm/msm: dsi: add support for DSI-PHY on SM8650Neil Armstrong1-0/+27
2023-11-16drm/msm/dsi: use the correct VREG_CTRL_1 value for 4nm cphyJonathan Marek1-1/+1
2023-01-22drm/msm/dsi: Add phy configuration for SM6375Konrad Dybcio1-0/+20
2023-01-22drm/msm/dsi: add support for DSI-PHY on SM8550Neil Armstrong1-14/+74
2023-01-22drm/msm/dsi: add support for DSI-PHY on SM8350 and SM8450Dmitry Baryshkov1-10/+109
2023-01-09drm/msm/dsi/phy: rework register setting for 7nm PHYDmitry Baryshkov1-13/+13
2022-09-18drm/msm/dsi: Take advantage of devm_regulator_bulk_get_const()Douglas Anderson1-18/+14
2022-09-18drm/msm/dsi: Don't set a load before disabling a regulatorDouglas Anderson1-3/+3
2022-09-18drm/msm/dsi_phy_7nm: Replace parent names with clk_hw pointersMarijn Suijten1-36/+34
2022-09-18drm/msm/dsi/phy: Replace hardcoded char-array length with sizeof()Marijn Suijten1-17/+17
2022-09-18drm/msm/dsi/phy: Reindent and reflow multiline function callsMarijn Suijten1-43/+41
2022-05-07drm/msm/dsi: pll_7nm: remove unsupported dividers for DSI pixel clockDmitry Baryshkov1-6/+4
2022-02-18drm/msm/dsi/phy: fix 7nm v4.0 settings for C-PHY modeDmitry Baryshkov1-8/+14
2022-02-18drm/msm/dsi: Use "ref" fw clock instead of global name for VCO parentMarijn Suijten1-1/+3
2021-10-15drm/msm/dsi: Use division result from div_u64_rem in 7nm and 14nm PLLMarijn Suijten1-3/+1
2021-08-10drm/msm/dsi: add continuous clock support for 7nm PHYDmitry Baryshkov1-0/+17
2021-08-07drm/msm/dsi: rename dual DSI to bonded DSIDmitry Baryshkov1-1/+1
2021-08-07drm/msm/dsi: Add PHY configuration for SC7280Rajeev Nandan1-0/+26
2021-08-07drm/msm/dsi: support CPHY mode for 7nm pll/phyJonathan Marek1-43/+102
2021-06-23drm/msm: Generated register updateRob Clark1-0/+1
2021-06-23drm/msm/dsi: fix 32-bit clang warningArnd Bergmann1-1/+5
2021-06-10drm/msm/dsi: Stash away calculated vco frequency on recalcStephen Boyd1-0/+1
2021-04-07drm/msm/dsi: stop passing src_pll_id to the phy_enable callDmitry Baryshkov1-1/+1
2021-04-07drm/msm/dsi: inline msm_dsi_phy_set_src_pllDmitry Baryshkov1-2/+0
2021-04-07drm/msm/dsi: remove temp data from global pll structureDmitry Baryshkov1-110/+56
2021-04-07drm/msm/dsi: remove duplicate fields from dsi_pll_Nnm instancesDmitry Baryshkov1-37/+31
2021-04-07drm/msm/dsi: move ioremaps to dsi_phy_driver_probeDmitry Baryshkov1-47/+32
2021-04-07drm/msm/dsi: drop PLL accessor functionsDmitry Baryshkov1-70/+70
2021-04-07drm/msm/dsi: drop msm_dsi_pll abstractionDmitry Baryshkov1-35/+39
2021-04-07drm/msm/dsi: make save_state/restore_state callbacks accept msm_dsi_phyDmitry Baryshkov1-13/+11
2021-04-07drm/msm/dsi: drop vco_delay setting from 7nm, 10nm, 14nm driversDmitry Baryshkov1-3/+0
2021-04-07drm/msm/dsi: make save/restore_state phy-level functionsDmitry Baryshkov1-1/+1
2021-04-07drm/msm/dsi: use devm_clk_*register to registe DSI PHY clocksDmitry Baryshkov1-68/+16
2021-04-07drm/msm/dsi: push provided clocks handling into a generic codeDmitry Baryshkov1-51/+4
2021-04-07drm/msm/dsi: remove msm_dsi_pll_set_usecaseDmitry Baryshkov1-3/+1
2021-04-07drm/msm/dsi: move min/max PLL rate to phy configDmitry Baryshkov1-8/+4
2021-04-07drm/msm/dsi: drop global msm_dsi_phy_type enumarationDmitry Baryshkov1-9/+11
2021-04-07drm/msm/dsi: move all PLL callbacks into PHY config structDmitry Baryshkov1-17/+32
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.