summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorvisa <visa@openbsd.org>2017-04-22 15:43:35 +0000
committervisa <visa@openbsd.org>2017-04-22 15:43:35 +0000
commit060993f5342b01128bc0b26fabc02df821c169e8 (patch)
treea098f83543b9dfeb373b92950114ac7ff5836b79
parentFix an early boot failure on Loongson 3A2000. (diff)
downloadwireguard-openbsd-060993f5342b01128bc0b26fabc02df821c169e8.tar.xz
wireguard-openbsd-060993f5342b01128bc0b26fabc02df821c169e8.zip
Recognize Loongson 3A2000/3B2000 processors.
-rw-r--r--sys/arch/mips64/mips64/cpu.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/sys/arch/mips64/mips64/cpu.c b/sys/arch/mips64/mips64/cpu.c
index 570d5eb63ac..df6ad3b24ce 100644
--- a/sys/arch/mips64/mips64/cpu.c
+++ b/sys/arch/mips64/mips64/cpu.c
@@ -1,4 +1,4 @@
-/* $OpenBSD: cpu.c,v 1.65 2017/04/20 15:42:26 visa Exp $ */
+/* $OpenBSD: cpu.c,v 1.66 2017/04/22 15:43:35 visa Exp $ */
/*
* Copyright (c) 1997-2004 Opsycon AB (www.opsycon.se)
@@ -205,6 +205,9 @@ cpuattach(struct device *parent, struct device *dev, void *aux)
case 0x05:
printf("STC Loongson3%c CPU", 'A' + vers_min - 5);
break;
+ case 0x08:
+ printf("STC Loongson3A2000/3B2000 CPU");
+ break;
default:
printf("Unknown STC Loongson CPU type (%02x)",
ch->c0prid & 0xff);
@@ -304,6 +307,9 @@ cpuattach(struct device *parent, struct device *dev, void *aux)
case 0x05:
printf("STC Loongson3%c FPU", 'A' + vers_min - 5);
break;
+ case 0x08:
+ printf("STC Loongson3A2000/3B2000 FPU");
+ break;
default:
printf("Unknown STC Loongson FPU type (%02x)",
ch->c1prid & 0xff);