diff options
| author |   jsg <jsg@openbsd.org> | 2019-02-23 03:37:50 +0000 |
|---|---|---|
| committer | jsg <jsg@openbsd.org> | 2019-02-23 03:37:50 +0000 |
| commit | 1d3ca1d44315fcedc010ae1c0f8a2ec82aa34efa (patch) | |
| tree | 6df75773848e59d352e8abe56b41b2ca7b67d1f7 | |
| parent | Update to Unicode 10 (diff) | |
| download | wireguard-openbsd-1d3ca1d44315fcedc010ae1c0f8a2ec82aa34efa.tar.xz wireguard-openbsd-1d3ca1d44315fcedc010ae1c0f8a2ec82aa34efa.zip | |
recognise more arm cpus
ok patrick@
| -rw-r--r-- | sys/arch/arm64/arm64/cpu.c | 14 |
1 files changed, 13 insertions, 1 deletions
diff --git a/sys/arch/arm64/arm64/cpu.c b/sys/arch/arm64/arm64/cpu.c index 68e468f26a3..3fb3c1d03b3 100644 --- a/sys/arch/arm64/arm64/cpu.c +++ b/sys/arch/arm64/arm64/cpu.c @@ -1,4 +1,4 @@ -/* $OpenBSD: cpu.c,v 1.26 2019/02/21 03:37:30 jsg Exp $ */ +/* $OpenBSD: cpu.c,v 1.27 2019/02/23 03:37:50 jsg Exp $ */ /* * Copyright (c) 2016 Dale Rahn <drahn@dalerahn.com> @@ -49,11 +49,15 @@ #define CPU_PART_CORTEX_A53 0xd03 #define CPU_PART_CORTEX_A35 0xd04 #define CPU_PART_CORTEX_A55 0xd05 +#define CPU_PART_NEOVERSE_E1 0xd06 #define CPU_PART_CORTEX_A57 0xd07 #define CPU_PART_CORTEX_A72 0xd08 #define CPU_PART_CORTEX_A73 0xd09 #define CPU_PART_CORTEX_A75 0xd0a #define CPU_PART_CORTEX_A76 0xd0b +#define CPU_PART_NEOVERSE_N1 0xd0c +#define CPU_PART_CORTEX_DEIMOS 0xd0d +#define CPU_PART_CORTEX_A76AE 0xd0e #define CPU_PART_THUNDERX_T88 0x0a1 #define CPU_PART_THUNDERX_T81 0x0a2 @@ -83,6 +87,10 @@ struct cpu_cores cpu_cores_arm[] = { { CPU_PART_CORTEX_A73, "Cortex-A73" }, { CPU_PART_CORTEX_A75, "Cortex-A75" }, { CPU_PART_CORTEX_A76, "Cortex-A76" }, + { CPU_PART_CORTEX_A76AE, "Cortex-A76AE" }, + { CPU_PART_CORTEX_DEIMOS, "Cortex-Deimos" }, + { CPU_PART_NEOVERSE_E1, "Neoverse E1" }, + { CPU_PART_NEOVERSE_N1, "Neoverse N1" }, { 0 }, }; @@ -240,6 +248,10 @@ cpu_identify(struct cpu_info *ci) case CPU_PART_CORTEX_A53: case CPU_PART_CORTEX_A55: case CPU_PART_CORTEX_A76: + case CPU_PART_CORTEX_A76AE: + case CPU_PART_CORTEX_DEIMOS: + case CPU_PART_NEOVERSE_E1: + case CPU_PART_NEOVERSE_N1: /* Not vulnerable. */ ci->ci_flush_bp = cpu_flush_bp_noop; break; |